Macros
Crypto Driver HMAC Register Level Data Structures

The section has a list of all the HMAC data structures used internally by the driver. More...

Macros

#define HMAC_ALGO_MD5   (0x00000000U)
 
#define HMAC_ALGO_SHA1   (0x00000002U)
 
#define HMAC_ALGO_SHA224   (0x00000004U)
 
#define HMAC_ALGO_SHA256   (0x00000006U)
 
#define HMAC_MD5_DIGEST_SIZE   (16U)
 
#define HMAC_SHA1_DIGEST_SIZE   (20U)
 
#define HMAC_SHA224_DIGEST_SIZE   (28U)
 
#define HMAC_SHA256_DIGEST_SIZE   (32U)
 
#define HMAC_DIGEST_MAX_SIZE   HMAC_SHA256_DIGEST_SIZE
 
#define HMAC_DIGEST_MIN_SIZE   HMAC_MD5_DIGEST_SIZE
 
#define HMAC_INT_CONTEXT_READY   (0x00000008U)
 
#define HMAC_MODE_ALGO_MASK   (0x00000007U)
 
#define HMAC_USE_ALGO_CONSTANT_SHIFT   (0x00000003U)
 
#define HMAC_SYSCONFIG_PADVANCED   (0x00000080U)
 

Detailed Description

The section has a list of all the HMAC data structures used internally by the driver.

Macro Definition Documentation

#define HMAC_ALGO_MD5   (0x00000000U)

MD5 Algorithm

#define HMAC_ALGO_SHA1   (0x00000002U)

SHA-1 Algorithm

#define HMAC_ALGO_SHA224   (0x00000004U)

SHA-224 Algorithm

#define HMAC_ALGO_SHA256   (0x00000006U)

SHA-256 Algorithm

#define HMAC_DIGEST_MAX_SIZE   HMAC_SHA256_DIGEST_SIZE

Maximum Digest size

#define HMAC_DIGEST_MIN_SIZE   HMAC_MD5_DIGEST_SIZE

Minimum Digest size

#define HMAC_INT_CONTEXT_READY   (0x00000008U)

Interrupt and DMA flags

#define HMAC_MD5_DIGEST_SIZE   (16U)

MD5 Digest size

#define HMAC_MODE_ALGO_MASK   (0x00000007U)

HMAC Algoritm mask

#define HMAC_SHA1_DIGEST_SIZE   (20U)

SHA-1 Digest size

#define HMAC_SHA224_DIGEST_SIZE   (28U)

SHA-224 Digest size

#define HMAC_SHA256_DIGEST_SIZE   (32U)

SHA-256 Digest size

#define HMAC_SYSCONFIG_PADVANCED   (0x00000080U)

Defines for SysConfig register access

#define HMAC_USE_ALGO_CONSTANT_SHIFT   (0x00000003U)

Shift values defined for Hash Mode register access


Copyright 2018, Texas Instruments Incorporated