Datasheet

BIOSPSP C6747 Datasheet

01.30.00.05

This page has been intentionally left blank.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments

Post Office Box 655303

Dallas, Texas 75265

This page has been intentionally left blank.

TABLE OF CONTENTS

1 Introduction

This PSP package consists of peripheral device drivers for the C6747 device. The drivers enable rapid software development on the C6747 platform. This document provides the performance data for each of the drivers on DSP/BIOS™.

2 BIOSPSP Drivers - Features

- Supported Devices
  - C6747
- Developed and tested on C6747 EVM
- Tools used to build DSP/BIOS™ PSP drivers
  - DSP/BIOS Version 5.33.06
  - Code composer studio 3.3.80.11 (service release 10)
  - CG tools 6.1.9
- EDMA3 LLD version used – 01.10.00.01
- Drivers supported on DSP/BIOS™:
  - I2C
  - SPI
  - UART
  - PSC
  - GPIO
  - McASP
  - Audio Interface
  - Aic3106 codec
  - LCD Raster
  - LCD LIDD
  - MMCSD
  - NAND
  - Block Media

3 Performance data for BIOSPSP drivers

The performance data for the drivers is captured into following sections

- Features supported/not supported
- Memory usage

  The following statistics are taken from drivers built in release mode.

  - Program memory
  - Data memory (Initialized and Un-Initialized memory)
- Resource usage
  - The OS and system resources consumed by each instance of the driver in different modes are listed.
  - OS resources include usage of semaphores
  - System resources include usage of EDMA3 resources (channels, PaRAMs), interrupts and timers
- I/O throughput and corresponding CPU loading numbers are captured for I2C, SPI, UART, McASP, LCDC Raster, MMC/SD and NAND driver.

3.1 I2C Driver

3.1.1 Features supported

- Multi-instantiable and re-entrant driver
- Each instance can operate as a receiver and/or transmitter
- Supports Polled, Interrupt and DMA Interrupt Mode of operation
- Supports slave mode in Interrupt and DMA mode of operation.

3.1.2 Features not supported

None

3.1.3 Memory usage

Component	Memory Statistics (Bytes)			
	Program Memory	Data Memory		Total
		Initialized	Un-Initialized	
I2C	9120	148	1296	1444
I2c Edma	1856	32	0	32
Total	**10976**	180	1296	**1476**

3.1.4 Resource usage

3.1.4.1 Polled mode

SEMAPHORES	DESCRIPTION
1	For synchronization of submit API

3.1.4.2 Interrupt mode

SEMAPHORES	DESCRIPTION
None	NA

INTERRUPTS	DESCRIPTION
1	For Transmit and receive channels

3.1.4.3 DMA mode

SEMAPHORES	DESCRIPTION
None	NA

EDMA3 CHANNELS	DESCRIPTION
1	For Transmit Channel

1	For Receive Channel

EDMA3 PARAMS	DESCRIPTION
1	For Transmit Channel
1	For Receive Channel

3.1.5 I/O Throughput and CPU Loading

CPU load and thorough put are calculated between start of I/O operation and end of I/O operation at application level.

The following are setup details for measuring the throughput in different modes

Slave device: EEPROM CAT24W256

No of bytes transferred: 66 bytes (Including slave address and address in EEPROM)

3.1.5.1 I/O Write Performance

The following graphs represent throughput numbers and CPU loads at different bus frequencies



Fig: I2C write performance

DMA MODE

Bus Frequency (KHz)	Time Taken (ms)	Throughput (Kbps)	CPU Load (%)
100	6.18	94.16	1.14
200	3.16	184.17	2.33
400	1.64	354.11	4.24

Interrupt mode:

Bus Frequency (KHz)	Time Taken (ms)	Throughput (Kbps)	CPU Load (%)
100	6.24	93.33	0.66
200	3.12	186.49	1.25
400	1.61	361.66	2.44

Polled mode:

Bus Frequency (KHz)	Time Taken (ms)	Throughput (Kbps)	CPU Load (%)
100	5.94	98.07	100.00
200	3.01	193.60	100.00
400	1.54	377.10	100.00

3.1.5.2 I/O Read Performance

The following graphs represent throughput numbers and CPU loads at different bus frequencies



Fig: I2C read performance

DMA mode:

Bus Frequency (KHz)	Time Taken (ms)	Throughput (Kbps)	CPU Load (%)
100	6.33	91.99	1.62
200	3.26	178.70	3.16
400	1.72	338.00	5.97

Interrupt mode:

Bus Frequency (KHz)	Time Taken (ms)	Throughput (Kbps)	CPU Load (%)
100	6.28	92.62	0.91
200	3.21	181.54	1.79
400	1.67	349.22	3.43

Polled mode:

Bus Frequency (KHz)	Time Taken (ms)	Throughput (Kbps)	CPU Load (%)
100	6.22	93.58	100.00
200	3.15	184.83	100.00
400	1.61	360.61	100.00

3.2 SPI Driver

3.2.1 Features supported

- Multi-instantiable and re-entrant driver
- Each instance can operate as an receiver and or transmitter
- Supports Polled, Interrupt and DMA Interrupt Mode of operation
- Supports slave mode in Polled, Interrupt and DMA mode of operation.

3.2.2 Features not supported

- NA

3.2.3 Memory usage

Component	Memory Statistics (Bytes)			
	Program Memory	Data Memory		Total
		Initialized	Un-Initialized	
Spi	10496	222	1330	1552
Spi Edma	3360	215	0	215
Total	13856	437	1330	1767

3.2.4 Resource usage

3.2.4.1 Polled mode

SEMAPHORES	DESCRIPTION
1	For synchronization of submit API

3.2.4.2 Interrupt mode

SEMAPHORES	DESCRIPTION
None	NA

INTERRUPTS	DESCRIPTION
1	For Transmit and receive channel

3.2.4.3 DMA mode

SEMAPHORES	DESCRIPTION
None	NA

EDMA3 CHANNELS	DESCRIPTION
1	For Transmit Channel

1	For Receive Channel

EDMA3 PARAMS	DESCRIPTION
1	For Transmit Channel
1	For Receive Channel

3.2.5 I/O Throughput and CPU Loading

CPU load and thorough put are calculated between start of I/O operation and end of I/O operation at application level.

The following are setup details for measuring the throughput in different modes

Slave device: SPI Flash (W25X32)

No of bytes transferred: 256 bytes

3.2.5.1 I/O Write Performance

The following graphs represent throughput numbers and CPU loads at different bus frequencies



Fig: Write performance

DMA mode:

Bus Frequency (MHz)	Time Taken (ms)	Throughput (Kbps)	CPU Load (%)
10.00	0.30	6718.92	13.52
30.00	0.18	11428.57	23.12
60.00	0.16	12345.68	24.76

Interrupt mode:

Bus Frequency (MHz)	Time Taken (ms)	Throughput (Kbps)	CPU Load (%)
10.00	0.27	7490.64	100.00
30.00	0.22	9188.36	100.00
60.00	0.22	9202.45	100.00

Polled mode:

Bus Frequency (MHz)	Time Taken (ms)	Throughput (Kbps)	CPU Load (%)
10.00	0.46	4360.47	100.00
30.00	0.32	6191.95	100.00
60.00	0.28	7194.24	100.00

3.2.5.2 I/O Read Performance

The following graphs represent throughput numbers and CPU loads at different bus frequencies



Fig: Read performance

DMA mode:

Bus Frequency (MHz)	Time Taken (ms)	Throughput (Kbps)	CPU Load (%)
10.00	0.30	6666.67	13.89
30.00	0.18	11299.44	23.60
60.00	0.16	12145.75	25.41

Interrupt mode:

Bus Frequency (MHz)	Time Taken (ms)	Throughput (Kbps)	CPU Load (%)
10.00	0.27	7462.69	100.00
30.00	0.22	9132.42	100.00
60.00	0.22	9132.42	100.00

Polled mode:

Bus Frequency (MHz)	Time Taken (ms)	Throughput (Kbps)	CPU Load (%)
10.00	0.46	4357.30	100.00
30.00	0.32	6172.84	100.00
60.00	0.28	7168.46	100.00

3.3 UART Driver

3.3.1 Features supported

- Multi-instance support and re-entrant driver
- Each instance supports a transmit channel and a receive channel
- Supports Polled, Interrupt and DMA Interrupt Mode of operation

3.3.2 Features not supported

- Loopback is not supported in interrupt mode
- In case of time bound IO requests, on timeout the driver is not able to perform any operations on the peripheral. (This peripheral limitation is documented in the technical reference manual of I2C under ICMDR register).

3.3.3 Memory usage

Component	Memory Statistics (Bytes)			
	Program Memory	Data Memory		Total
		Initialized	Un-Initialized	
UART	9248	144	25004	25148
UART EDMA	1664	64	0	64
Total	10912	208	25004	25212

3.3.4 Resource usage

3.3.4.1 Polled mode

SEMAPHORES	DESCRIPTION
1	For synchronization of submit API

3.3.4.2 Interrupt mode

SEMAPHORES	DESCRIPTION
None	NA

INTERRUPTS	DESCRIPTION
1	For Transmit and receive channels

3.3.4.3 DMA mode

SEMAPHORES	DESCRIPTION
None	NA

EDMA3 CHANNELS	DESCRIPTION
1	For Transmit Channel
1	For Receive Channel

EDMA3 PARAMS	DESCRIPTION
1	For Transmit Channel
1	For Receive Channel

3.3.5 I/O Throughput and CPU Loading

CPU load and thorough put are calculated between start of I/O operation and end of I/O operation at application level.

The following are setup details for measuring the throughput in different modes

No of bytes transferred: 1024, 8192 and 51200 bytes

Baud rate: 115200

3.3.5.1 I/O Write Performance

The following graphs represent throughput numbers and CPU loads at different bus frequencies



Fig: Write performance

DMA mode:

Buffer Size (KB)	Time Taken (ms)	Throughput (bps)	CPU Load (%)
1.00	87.76	105014.47	0.04
8.00	707.08	104271.14	0.01
50.00	4423.00	104182.59	NA

Interrupt mode:

Buffer Size (KB)	Time Taken (ms)	Throughput (bps)	CPU Load (%)
1.00	87.17	105729.30	0.04
8.00	706.75	104320.02	0.01
50.00	4424.16	104155.43	NA

Polled mode:

Buffer Size (KB)	Time Taken (ms)	Throughput (bps)	CPU Load (%)
1.00	88.55	104075.62	63.11
8.00	708.35	104083.80	63.81
50.00	4427.15	104084.91	63.77

Note: Please note that CPU load “NA” represent data load is negligible.

3.3.5.2 I/O Read Performance

The following graphs represent throughput numbers and CPU loads at different bus frequencies



Fig: Write performance

DMA mode:

Buffer Size (KB)	Time Taken (ms)	Throughput (bps)	CPU Load (%)
1.00	90.66	101659.39	0.03
8.00	722.58	102033.91	NA
50.00	4511.54	102138.02	NA

Interrupt mode:

Buffer Size (KB)	Time Taken (ms)	Throughput (bps)	CPU Load (%)
1.00	91.20	101052.63	0.01
8.00	738.87	99785.08	NA
50.00	4599.37	100187.59	NA

Polled mode:

Buffer Size (KB)	Time Taken (ms)	Throughput (bps)	CPU Load (%)
1.00	94.00	98039.42	1.24
8.00	742.70	99270.72	1.23
50.00	4593.19	100322.43	1.24

Note: Please note that CPU load “NA” represent data load is negligible

3.4 BLOCKMEDIA Driver

3.4.1 Features supported

- Provides both Sync access for File system as well as for Raw/Sector level access (for e.g. USB MSC Class).
- Provides interfaces for Mass Storage Class devices like USB, NAND and MMC/SD.
- Provides support for big block sector sizes.
- Supports cache alignment on unaligned buffers from application.
- Provides Write Protect support and Removable media support.

3.4.2 Features not supported

None

3.4.3 Memory usage

- RAW

Component	Memory Statistics (Bytes)			
	Program Memory	Data Memory		Total
		Initialized	Un-Initialized	
blkmedia	9792	285	1562028	1562313
Total	9792	285	1562028	1562313

- **FileSystem**

Component	Memory Statistics (Bytes)			
	Program Memory	Data Memory		Total
		Initialized	Un-Initialized	
blkmedia	12128	285	1562028	1562313
Total	12128	285	1562028	1562313

3.4.4 Resource usage

3.4.4.1 Polled mode

SEMAPHORES	DESCRIPTION
NA	NA

3.4.4.2 Interrupt mode

SEMAPHORES	DESCRIPTION

NA	NA

3.4.4.3 DMA mode

SEMAPHORES	DESCRIPTION
16	Assuming MMC, NAND,USB0 & USB1 are attached to BlockMedia EDMA memcopy for I/O (Filesystem) is Enabled. EDMA memcopy for I/O (Sector level) is Enabled.

3.4.5 Brief usage of Semaphores:

1. Semaphore-1: For BlockMedia Event i.e. for attaching of device.
2. Semaphore-1: For BlockMedia Mount i.e. Mounting drives on File system.
3. Semaphores-12: For each BlockMedia device Semaphores-3, each for Sector I/O, File system I/O & IOCTLs invocation.
4. Semaphores-2: Each For BlockMedia EDMA memcopy for File system I/O and async (Sector Level I/O).

EDMA3 CHANNELS	DESCRIPTION
1	For file system access
1	For RAW access

EDMA3 PARAMS	DESCRIPTION
1	For file system access
1	For RAW access

3.4.6 I/O Throughput and CPU Loading for MMCSD using Block media

CPU load and thorough put are calculated between start of I/O operation and end of I/O operation at application level.

The following are setup details for measuring the throughput in different modes

No of bytes transferred: 10485760 bytes (10 MB)

Card Size: 1 GB SD.

Card Make: Patriot.

3.4.6.1 I/O Write Performance

The following graphs represent throughput numbers and CPU loads at different buffer sizes.



Fig: Write performance

DMA mode:

Buffer Size (KB)	Time Taken (sec)	Throughput (MBps)	CPU Load (%)
100.00	2.18	4.58	17.87
250.00	1.92	5.20	19.04
400.00	2.09	4.79	17.28

Polled mode:

Buffer Size (KB)	Time Taken (sec)	Throughput (MBps)	CPU Load (%)
100.00	8.85	1.13	30.23
250.00	10.39	0.96	21.31
400.00	7.30	1.37	29.15

3.4.6.2 I/O Read Performance

The following graphs represent throughput numbers and CPU loads at different buffer sizes.



Fig: Read performance

DMA mode:

Buffer Size (KB)	Time Taken (sec)	Throughput (MBps)	CPU Load (%)
100.00	1.29	7.75	29.66
250.00	1.25	8.00	29.18
400.00	1.23	8.11	29.04

Polled mode:

Buffer Size (KB)	Time Taken (sec)	Throughput (MBps)	CPU Load (%)
100.00	1.36	7.35	100.00
250.00	1.33	7.52	100.00
400.00	1.32	7.58	100.00

3.4.7 I/O Throughput and CPU Loading for NAND using Block media

The following are setup details for measuring the throughput in different modes

No of bytes transferred: 10485760 bytes (10 MB)

Size Of NAND: 512 MB.

3.4.7.1 I/O Write Performance

The following graphs represent throughput numbers and CPU loads at different buffer sizes.



Fig: Write performance

DMA mode:

Buffer Size (KB)	Time Taken (sec)	Throughput (MBps)	CPU Load (%)
150.00	4.14	2.42	51.12
250.00	3.59	2.79	51.97
1000.00	2.91	3.43	55.43

Polled mode:

Buffer Size (KB)	Time Taken (sec)	Throughput (MBps)	CPU Load (%)
150.00	4.44	2.25	100.00
250.00	3.81	2.62	100.00
1000.00	2.94	3.40	100.00

3.4.7.2 I/O Read Performance

The following graphs represent throughput numbers and CPU loads at different buffer sizes.



Fig: Read performance

DMA mode:

Buffer Size (KB)	Time Taken (sec)	Throughput (MBps)	CPU Load (%)
150.00	1.67	5.98	44.34
250.00	1.67	5.98	44.36
1000.00	1.78	5.61	47.68

Polled mode:

Buffer Size (KB)	Time Taken (sec)	Throughput (MBps)	CPU Load (%)
150.00	1.94	5.15	100.00
250.00	1.94	5.15	100.00
1000.00	2.02	4.94	100.00

3.5 GPIO

3.5.1 Features supported

- Setting GPIO pin directions
- Marking pins or banks as available for use
- Enabling and Disabling of bank interrupts
- Registering interrupt handlers for a pin or bank interrupt
- Getting or setting a group of pins to a value

3.5.2 Features not supported

None

3.5.3 Memory usage

Component	Memory Statistics (Bytes)			
	Program Memory	Data Memory		Total
		Initialized	Un-Initialized	
Gpio	3840	1118	2546	3664
Total	3840	1118	2546	3664

3.5.4 Resource usage

3.5.4.1 Semaphores

SEMAPHORES	DESCRIPTION
NA	NA

3.5.4.2 EDMA resources

EDMA3 CHANNELS	DESCRIPTION
NA	NA

EDMA3 PARAMS	DESCRIPTION
NA	NA

3.6 LCDC LIDD Driver

3.6.1 Features supported

- Multi-instance able, asynchronous and re-entrant driver.
- Each instance operates as a LIDD controller instance of the LCDC.
- Supports only character LCD type.

3.6.2 Features not supported

- The LCDC controller has two modes of operation. One is the Raster mode and the other is the LIDD mode. However, only one mode can be operation can be chosen at a time. Following this constraint, the drivers for these two modes have been separated out and the each mode has a different driver/module, namely Raster and Lidd. Only one driver should be used at a time.

3.6.3 Memory usage

Component	Memory Statistics (Bytes)			
	Program Memory	Data Memory		Total
		Initialized	Un-Initialized	
Lidd	5280	88	208	296
Total	5280	88	208	296

3.6.4 Resource usage

3.6.4.1 Polled mode

SEMAPHORES	DESCRIPTION
NA	NA

3.6.4.2 Interrupt mode

SEMAPHORES	DESCRIPTION
NA	NA

3.6.4.3 DMA mode

SEMAPHORES	DESCRIPTION
None	NA

EDMA3 CHANNELS	DESCRIPTION
None	None

3.7 LCDC RASTER Driver

3.7.1 Features supported

- Supports QVGA display.
- Supports enabling and disabling of raster.
- Supports display at various bits per pixel configurations – 1, 2, 4, 8, 12 and 16bpp.
- Supports channel creation and deletion through SIO create and delete APIs and queueing and dequeing of buffers through SIO issue and reclaim APIs.
- Supports ioctls to retrieve the raster and sub panel configuration.
- Supports ioctls for setting the sub panel and DMA configurations(frame buffer mode, burst size and end of frame interrupt).
- Supports adding and clearing events and event stats.

3.7.2 Features not supported

- The LCDC controller has two modes of operation. One is the Raster mode and the other is the LIDD mode. However, only one mode can be operation can be chosen at a time. Following this constraint, the drivers for these two modes have been separated out and the each mode has a different driver/module, namely Raster and Lidd. Only one driver should be used at a time.

3.7.3 Memory usage

Component	Memory Statistics (Bytes)			
	Program Memory	Data Memory		Total
		Initialized	Un-Initialized	
Raster	11968	473	288	761
Total	11968	473	288	761

3.7.4 Resource usage

3.7.4.1 Polled mode

SEMAPHORES	DESCRIPTION
NA	NA

3.7.4.2 Interrupt mode

SEMAPHORES	DESCRIPTION
NA	NA

3.7.4.3 DMA mode

SEMAPHORES	DESCRIPTION
None	NA

EDMA3 CHANNELS	DESCRIPTION
None	NA

EDMA3 PARAMS	DESCRIPTION
None	NA

3.7.5 I/O CPU Loading

CPU load and thorough put are calculated between start of I/O operation and end of I/O operation at application level.

The following are setup details for measuring the performance in lcdcraster driver.

Frame per second: 60

Mode: 16 bpp

CPU load: 38.19%

3.8 McASP Driver

3.8.1 Features supported

- Multi-instance support and re-entrant driver
- Each instance can operate as a receiver and/or transmitter
- Supports multiple data formats
- Can be configured to operate in multi-slot TDM, I2S, DSP and DIT (S/PDIF) modes
- Mechanism to transmit desired data (such as NULL tone) when idle
- Explicit control of PIN directions for High Clock, Bit Clock and Frame Sync PINS.
- FIFO support for both TX and RX sections.

3.8.2 Features not supported

- Sample rate change IOCTL is not supported in master mode.

3.8.3 Memory usage

Component	Memory Statistics (Bytes)			
	Program Memory	Data Memory		Total
		Initialized	Un-Initialized	
Mcasp	17152	328	7248	7576
Mcasp Edma	5280	124	0	124
Mcasp ioctl	7840	116	0	116
Total	**30272**	568	7248	**7816**

3.8.4 Resource usage

3.8.4.1 DMA mode

SEMAPHORES	DESCRIPTION
0	NA

INTERRUPTS	DESCRIPTION
1	For transmit and receive combined.

EDMA3 CHANNELS	DESCRIPTION
1	Per channel

EDMA3 PARAMS	DESCRIPTION
2	Per channel

3.8.5 I/O Throughput and CPU Loading

CPU load and thorough put are calculated between start of I/O operation and end of I/O operation at application level at different number of samples with below mentioned configurations.

The following are setup details for measuring the performance in different number of samples.

Codec device: AIC3106

Sample Rate: 48 KHz

Word Length: 32 bit

Mode of MCASP: DSP

3.8.5.1 I/O Read-Write Performance

The following graphs represent latency period and CPU loads at different sample size.



Fig: Read-Write performance

The following graph represent latency period at different sample size.



Fig: Sample size v/s Latency

DMA mode:

Latency (ms)	No of Samples(Bytes)	CPU Load (%)
0.5	24	16.32
1	48	8.22
2	96	4.14
4	192	2.17
8	384	1.06
32	1536	0.30
48	2304	0.22
64	3072	0.18

3.9 Audio Interface Driver

3.9.1 Features supported

- Multi-instance support and re-entrant driver.
- Each instance can be used to configure a complete receive and transmit section of an audio configuration consisting of an audio device and multiple audio codecs.

3.9.2 Features not supported

None

3.9.3 Memory usage

Component	Memory Statistics (Bytes)			
	Program Memory	Data Memory		Total
		Initialized	Un-Initialized	
Audio	2688	89	364	453
Total	2688	89	364	**453**

3.9.4 Resource usage

None

3.10 Aic3106 codec Driver

3.10.1 Features supported

- Multi-instance support and re-entrant driver.
- Each instance can operate as a receiver and or transmitter.
- Interfaces to control the codec specific features like sample rate etc.

3.10.2 Features not supported

None

3.10.3 Memory usage

Component	Memory Statistics (Bytes)			
	Program Memory	Data Memory		Total
		Initialized	Un-Initialized	
Aic31	8864	93	428	521
Total	8736	93	428	521

3.10.4 Resource usage

SEMAPHORES	DESCRIPTION
1	For Both TX and RX channels combined.

3.11 MMCSD Driver

3.11.1 Features supported

- Re-entrant safe driver
- Provides Async IO mechanism
- Configurable to operate in Polled and DMA mode
- Supports hot removal and insertion of MMC/SD card
- Supports variety of SD and MMC cards

3.11.2 Features not supported

None

3.11.3 Memory usage

Component	Memory Statistics (Bytes)			
	Program Memory	Data Memory		Total
		Initialized	Un-Initialized	
dda_mmcsdBios	3168	220	40	260
dda_mmcsdCfg	0	14	8	22
ddc_mmcsd	32000	134	1205	1339
llc_mmcsd	2816	0	0	0
Total	37984	368	1253	1621

3.11.4 Resource usage

3.11.4.1 Polled mode

SEMAPHORES	DESCRIPTION
3	Blkmedia callback, driver alignment and sync operations.

3.11.4.2 Interrupt mode

SEMAPHORES	DESCRIPTION
NA	NA

3.11.4.3 DMA mode

SEMAPHORES	DESCRIPTION
3	Blkmedia callback, driver alignment and sync operations.

EDMA3 CHANNELS	DESCRIPTION
1	For Transmit Channel
1	For Receive Channel

EDMA3 PARAMS	DESCRIPTION
1	For Transmit Channel
1	For Receive Channel

3.12 NAND Driver

3.12.1 Features supported

- Supports 512-byte page and 2048-byte page NAND devices.
- Supports 8-bit and 16-bit NAND devices
- Error correction using 4-bit ECC mechanism
- Supports wear-leveling and bad-block management functionalities
- Supports protecting a portion of the NAND flash from application access

3.12.2 Features not supported

None

3.12.3 Memory usage

Component	Memory Statistics (Bytes)			
	Program Memory	Data Memory		Total
		Initialized	Un-Initialized	
dda_nandBios	2176	47	28	75
ddc_nandFtl	7616	0	20288	20288
ddc_nand	992	36	32	68
llc_nand	7488	331	384	715
Total	18272	414	20732	21146

3.12.4 Resource usage

3.12.4.1 Polled mode

SEMAPHORES	DESCRIPTION
1	For exclusive locking of IO APIs, erase IOCTL, driver registration, and completion callback to blkmedia driver.

3.12.4.2 Interrupt mode

SEMAPHORES	DESCRIPTION
NA	NA

3.12.4.3 DMA mode

SEMAPHORES	DESCRIPTION
2	For exclusive locking of IO APIs, erase IOCTL, driver registration, completion callback to blkmedia driver and edma syncronisation

EDMA3 CHANNELS	DESCRIPTION
1	For Transmit and receive Channel

EDMA3 PARAMS	DESCRIPTION
1	For Transmit and receive Channels

3.13 PSC

3.13.1 Features supported

- Simple module level functions.
- Standalone module (driver).

3.13.2 Features not supported

- PSC does NOT support instances.
- PSC does not implement IOM interface.

3.13.3 Memory usage

Component	Memory Statistics (Bytes)			
	Program Memory	Data Memory		Total
		Initialized	Un-Initialized	
Psc	448	56	0	56
Total	448	56	0	56

3.13.4 Resource usage

NA

3.14 EvmInit

3.14.1 Features supported

- Evm specific initializations for the required modules.

3.14.2 Features not supported

- Initializations specific only to those instances used by the sample application are supported.

3.14.3 Memory usage

Component	Memory Statistics (Bytes)			
	Program Memory	Data Memory		Total
		Initialized	Un-Initialized	
audio_evmInit.c	224	0	36	52
gpio_evmInit.c	64	0	0	16
i2c_evmInit.c	64	0	0	16
lcdlidd_evmInit.c	512	6	36	60
lcdraster_evmInit.c	512	6	36	20
mcaspDit_evmInit.c	96	0	0	16
mmcsd_evmInit.c	992	6	36	0
mmcsd_startup.c	320	0	0	0
nand_evmInit.c	832	6	36	0
nand_startup.c	352	0	0	0
spi_evmInit.c	64	0	0	0
uart_evmInit.c	64	0	0	40
Total	4096	24	180	204

3.14.4 Resource usage

NA