




- Re-entrant safe driver



Description

Refer system level release notes for tools and BIOS versions.

PRODUCT PREVIEW



Capabilities

The PAL SYS VLYNQ DSP/BIOS device driver adopts a scalable architecture that eases customization/extension

- Isolates H/W and OS Accesses, Easy to maintain & re-target to new platforms
- Can stack custom-functions along control/data-path to realize “driver filters”

The driver is constituted of following sub components:

- VLYNQ – OS Independent part of VLYNQ Driver Core. This also includes CSL.
- System components – PALOS: BIOS Abstraction

The following table gives a quick overview of the supported API services. For help on interfaces refer to the PAL SYS VLYNQ Driver Help File:

PAL_sysVlynqInit()	Initialize the VLYNQ control module.
PAL_sysVlynqInitSoc	Initialize the VLYNQ control module.
PAL_sysVlynqCleanUp()	Un-Initialize the VLYNQ control module.
PAL_sysVlynqDevCreate()	Creates a device reference.
PAL_sysVlynqDevDestroy()	Destroys the device reference.
PAL_sysVlynqMapRegion()	Map the memory regions of the device.
PAL_sysVlynqMappedRegion()	Return the Mapped Region configuration for Local/Peer.
PAL_sysVlynqUnMapRegion()	Unmap the memory regions of the Device.
PAL_sysVlynqMapIrq()	Maps the IRQ hardware line onto the VLYNQ.
PAL_sysVlynqUnMapIrq()	Unmap the IRQ hardware line.
PAL_sysVlynqChainAppend()	Append to the VLYNQ chain.
PAL_sysVlynqAddDevice()	Add the device reference into VLYNQ.
PAL_sysVlynqRemoveDevice()	Removes the device reference from VLYNQ.
PAL_sysVlynqChainUnAppend()	Remove (the tail) from the VLYNQ chain.
PAL_sysVlynqRootIsr()	The Root ISR; register it with the system.
PAL_sysVlynqDevFind()	Get the handle for the device.
PAL_sysVlynqDevGetVlynq()	Get the VLYNQ for this device.
PAL_sysVlynqGetDevBase()	Get the physical base address of the device.
PAL_sysVlynqDevFindIrq()	Get the mapped interrupts of the device.
PAL_sysVlynqAddIsr()	Install the ISR for the device.
PAL_sysVlynqDevGetResetBit()	Get the reset bit of the device.
PAL_sysVlynqDevCbRegister()	Register for the callbacks.
PAL_sysVlynqDevCbUnregister()	Unregisters the callbacks.
PAL_sysVlynqIoctl()	Read/Write register of the VLYNQ module.



PAL_sysVlynqClockConfig()	Configures the Clock for the VLYNQ bridge.
PAL_sysVlynqGetForIrq()	Get the VLYNQ for the IRQ.
PAL_sysVlynqSetIrqPol()	Set the polarity of the hardware IRQ line.
PAL_sysVlynqSetIrqType()	Set the type of the hardware IRQ line.
PAL_sysVlynqGetIrqPol()	Get the polarity of the hardware IRQ line.
PAL_sysVlynqGetIrqType()	Get the type of the hardware IRQ type.
PAL_sysVlynqGetIrqCount()	Get the number of times this IRQ occurred.
PAL_sysVlynqDisableIrq()	Disable the IRQ.
PAL_sysVlynqEnableIrq()	Enable the IRQ.
PAL_sysVlynqGetLinkStatus()	Get the status of the of the VLYNQ module.
PAL_sysVlynqGetNumRoot()	Get the number of the root VLYNQ(s)
PAL_sysVlynqGetRoot()	Get the handle to the specified root VLYNQ.
PAL_sysVlynqGetRootVLYNQ()	Get root for the given VLYNQ.
PAL_sysVlynqGetRootAtBase()	Get the root VLYNQ at the base address.
PAL_sysVlynqGetBaseAddr()	Returns the base address of the VLYNQ.
PAL_sysVlynqGetNext()	Get the next VLYNQ module in the chain.
PAL_sysVlynqIsLast()	Is this VLYNQ module the last one in the chain.
PAL_sysVlynqGetChainLength()	Get the length of the VLYNQ chain.
PAL_sysVlynqDump()	Dumps vital VLYNQ information into the buffer.



Driver Performance Characteristics:

VLYNQ DEVICE DRIVER SUB-COMPONENT	PROGRAM MEMORY (IN BYTES)	DATA MEMORY (IN BYTES)		
		MEMORY TYPE		TOTAL
		INITIALIZED	UN INITIALIZED	
<TOTAL>	25408	2871	3180	31459


- System Components Total Memory (Code & Data): **31834** Bytes

Driver Profiling characteristics

API Profiled	Trial-1	Trial-2	Trial-3	Trial-4	Trial-5	Average (usec)	Maximum (usec)	Minimum (usec)
PAL_sysVlynqInitSoc	23472.00	23472.00	23472.00	23472.00	23472.00	23472.00	23472.00	23472.00
PAL_sysVlynqDevCreate	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
PAL_sysVlynqAddDevice	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
PAL_sysVlynqMapRegion	1.00	0.00	1.00	1.00	1.00	1.00	1.00	1.00
PAL_sysVlynqMappedRegion	1.00	1.00	1.00	1.00	1.00	1.00	1.00	1.00
PAL_sysVlynqIoctl	4.00	4.00	4.00	4.00	4.00	4.00	4.00	4.00
PAL_sysVlynqDump	147.00	146.00	147.00	145.00	147.00	146.00	147.00	145.00
PAL_sysVlynqDevGetVlynq	35.00	34.00	35.00	33.00	35.00	34.00	35.00	33.00
PAL_sysVlynqGetDevBase	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
PAL_sysVlynqGetLinkStatus	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
PAL_sysVlynqGetNumRoot	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
PAL_sysVlynqGetRoot	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
PAL_sysVlynqGetBaseAddr	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
PAL_sysVlynqGetRootVlynq	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
PAL_sysVlynqDevGetResetBit	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
PAL_sysVlynqUnMapRegion	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
PAL_sysVlynqRemoveDevice	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
PAL_sysVlynqDevDestroy	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
PAL_sysVlynqCleanUp	14.00	14.00	14.00	14.00	14.00	14.00	14.00	14.00



Driver Performance Characteristics



Test Setup Information	Buffer Size (Bytes)	CPU Write		EDMA Write	
		Time(usec)	Bytes/Sec	Time (usec)	Bytes/Sec
Kailash EVM inserted in PCI slot of Linux Host	1024	73.00	14027397.26	55	18618181.82
	2048	151.00	13562913.91	113	18123893.81
	4096	307.00	13342019.54	230	17808695.65
	8192	618.00	13255663.43	465	17617204.30

Comments:

Input clock to Vlynq Module = 891/6 (PLL1/6) = 148.5MHZ
Clk divisor value = 3 (Set in Testcode)
Vlynq Clock = 148.5/3 = 49.5MHz
Number of lines connected - 4 TX and 4 RX
Number of bits transmitted \ clock = 4 bits
Write Theoretical Data rate = 4 bits * 49.5 MHZ = 198 Mbits/sec

References

- [1] PAL SYS VLYNQ Module Hardware Specifications
- [2] BIOS Documentation from TI
- [3] PAL SYS VLYNQ Device Driver Documentation

PRODUCT PREVIEW

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Copyright © 2006 Texas Instruments Incorporated. All rights reserved.

Information in this document is subject to change without notice. Texas Instruments may have pending patent applications, trademarks, copyrights, or other intellectual property rights covering matter in this document. The furnishing of this documents is given for usage with Texas Instruments products only and does not give you any license to the intellectual property that might be contained within this document. Texas Instruments makes no implied or expressed warranties in this document and is not responsible for the products based from this document. This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Texas Instruments assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.