Data Fields
rlDevHsiClk_t Struct Reference

mmwave radar high speed clock configuration More...

#include <control/mmwavelink/include/rl_device.h>

Data Fields

rlUInt16_t hsiClk
 High Speed Interface Clock configurations. Below table indicates possible values for different data rate supported
HSICLKRATECODE (corresponding datarate in Mbps):
SDR - 0x5(900 mbps), 0xA(600 mbps), 0x6(450 mbps), 0x2(400 mbps), 0xB(300 mbps), 0x7(225 mbps)
DDR - 0xD(900 mbps), 0x9(600 mbps), 0x5(450 mbps), 0x1(400 mbps), 0xA(300 mbps), 0x6(225 mbps ), 0xB(150 mbps)
.
 
rlUInt16_t reserved
 Reserved for future use.
 

Detailed Description

mmwave radar high speed clock configuration

Definition at line 1039 of file rl_device.h.


The documentation for this struct was generated from the following file:

Copyright 2021, Texas Instruments Incorporated