Go to the documentation of this file.00001 #ifndef __MSP430WARE_ADC10_H__
00002 #define __MSP430WARE_ADC10_H__
00003
00004
00005
00006
00007
00008
00009
00010 #define __MSP430_HAS_ADC10_A__
00011
00012
00013
00014
00015
00016
00017
00018 #define ADC10_SAMPLEHOLDSOURCE_SC (ADC10SHS_0)
00019 #define ADC10_SAMPLEHOLDSOURCE_1 (ADC10SHS_1)
00020 #define ADC10_SAMPLEHOLDSOURCE_2 (ADC10SHS_2)
00021 #define ADC10_SAMPLEHOLDSOURCE_3 (ADC10SHS_3)
00022
00023
00024
00025
00026
00027
00028
00029 #define ADC10_CLOCKSOURCE_ADC10OSC (ADC10SSEL_0)
00030 #define ADC10_CLOCKSOURCE_ACLK (ADC10SSEL_1)
00031 #define ADC10_CLOCKSOURCE_MCLK (ADC10SSEL_2)
00032 #define ADC10_CLOCKSOURCE_SMCLK (ADC10SSEL_3)
00033
00034
00035
00036
00037
00038
00039
00040
00041
00042 #define ADC10_CLOCKDIVIDER_1 (ADC10DIV_0 + ADC10PDIV_0)
00043 #define ADC10_CLOCKDIVIDER_2 (ADC10DIV_1 + ADC10PDIV_0)
00044 #define ADC10_CLOCKDIVIDER_3 (ADC10DIV_2 + ADC10PDIV_0)
00045 #define ADC10_CLOCKDIVIDER_4 (ADC10DIV_3 + ADC10PDIV_0)
00046 #define ADC10_CLOCKDIVIDER_5 (ADC10DIV_4 + ADC10PDIV_0)
00047 #define ADC10_CLOCKDIVIDER_6 (ADC10DIV_5 + ADC10PDIV_0)
00048 #define ADC10_CLOCKDIVIDER_7 (ADC10DIV_6 + ADC10PDIV_0)
00049 #define ADC10_CLOCKDIVIDER_8 (ADC10DIV_7 + ADC10PDIV_0)
00050 #define ADC10_CLOCKDIVIDER_12 (ADC10DIV_2 + ADC10PDIV_1)
00051 #define ADC10_CLOCKDIVIDER_16 (ADC10DIV_3 + ADC10PDIV_1)
00052 #define ADC10_CLOCKDIVIDER_20 (ADC10DIV_4 + ADC10PDIV_1)
00053 #define ADC10_CLOCKDIVIDER_24 (ADC10DIV_5 + ADC10PDIV_1)
00054 #define ADC10_CLOCKDIVIDER_28 (ADC10DIV_6 + ADC10PDIV_1)
00055 #define ADC10_CLOCKDIVIDER_32 (ADC10DIV_7 + ADC10PDIV_1)
00056 #define ADC10_CLOCKDIVIDER_64 (ADC10DIV_0 + ADC10PDIV_2)
00057 #define ADC10_CLOCKDIVIDER_128 (ADC10DIV_1 + ADC10PDIV_2)
00058 #define ADC10_CLOCKDIVIDER_192 (ADC10DIV_2 + ADC10PDIV_2)
00059 #define ADC10_CLOCKDIVIDER_256 (ADC10DIV_3 + ADC10PDIV_2)
00060 #define ADC10_CLOCKDIVIDER_320 (ADC10DIV_4 + ADC10PDIV_2)
00061 #define ADC10_CLOCKDIVIDER_384 (ADC10DIV_5 + ADC10PDIV_2)
00062 #define ADC10_CLOCKDIVIDER_448 (ADC10DIV_6 + ADC10PDIV_2)
00063 #define ADC10_CLOCKDIVIDER_512 (ADC10DIV_7 + ADC10PDIV_2)
00064
00065
00066
00067
00068
00069
00070
00071 #define ADC10_CYCLEHOLD_4_CYCLES (ADC10SHT_0)
00072 #define ADC10_CYCLEHOLD_8_CYCLES (ADC10SHT_1)
00073 #define ADC10_CYCLEHOLD_16_CYCLES (ADC10SHT_2)
00074 #define ADC10_CYCLEHOLD_32_CYCLES (ADC10SHT_3)
00075 #define ADC10_CYCLEHOLD_64_CYCLES (ADC10SHT_4)
00076 #define ADC10_CYCLEHOLD_96_CYCLES (ADC10SHT_5)
00077 #define ADC10_CYCLEHOLD_128_CYCLES (ADC10SHT_6)
00078 #define ADC10_CYCLEHOLD_192_CYCLES (ADC10SHT_7)
00079 #define ADC10_CYCLEHOLD_256_CYCLES (ADC10SHT_8)
00080 #define ADC10_CYCLEHOLD_384_CYCLES (ADC10SHT_9)
00081 #define ADC10_CYCLEHOLD_512_CYCLES (ADC10SHT_10)
00082 #define ADC10_CYCLEHOLD_768_CYCLES (ADC10SHT_11)
00083 #define ADC10_CYCLEHOLD_1024_CYCLES (ADC10SHT_12)
00084
00085
00086
00087
00088
00089
00090
00091 #define ADC10_MULTIPLESAMPLESDISABLE ( !(ADC10MSC) )
00092 #define ADC10_MULTIPLESAMPLESENABLE (ADC10MSC)
00093
00094
00095
00096
00097
00098
00099
00100 #define ADC10_INPUT_A0 (ADC10INCH_0)
00101 #define ADC10_INPUT_A1 (ADC10INCH_1)
00102 #define ADC10_INPUT_A2 (ADC10INCH_2)
00103 #define ADC10_INPUT_A3 (ADC10INCH_3)
00104 #define ADC10_INPUT_A4 (ADC10INCH_4)
00105 #define ADC10_INPUT_A5 (ADC10INCH_5)
00106 #define ADC10_INPUT_A6 (ADC10INCH_6)
00107 #define ADC10_INPUT_A7 (ADC10INCH_7)
00108 #define ADC10_INPUT_A8 (ADC10INCH_8)
00109 #define ADC10_INPUT_A9 (ADC10INCH_9)
00110 #define ADC10_INPUT_TEMPSENSOR (ADC10INCH_10)
00111 #define ADC10_INPUT_BATTERYMONITOR (ADC10INCH_11)
00112 #define ADC10_INPUT_A12 (ADC10INCH_12)
00113 #define ADC10_INPUT_A13 (ADC10INCH_13)
00114 #define ADC10_INPUT_A14 (ADC10INCH_14)
00115 #define ADC10_INPUT_A15 (ADC10INCH_15)
00116
00117
00118
00119
00120
00121
00122
00123 #define ADC10_VREFPOS_AVCC ( !(ADC10SREF0 + ADC10SREF1) )
00124 #define ADC10_VREFPOS_INT (ADC10SREF0)
00125 #define ADC10_VREFPOS_EXT (ADC10SREF1)
00126
00127
00128
00129
00130
00131
00132
00133 #define ADC10_VREFNEG_AVSS ( !(ADC10SREF2) )
00134 #define ADC10_VREFNEG_EXT (ADC10SREF2)
00135
00136
00137
00138
00139
00140
00141
00142 #define ADC10_SINGLECHANNEL (ADC10CONSEQ_0)
00143 #define ADC10_SEQOFCHANNELS (ADC10CONSEQ_1)
00144 #define ADC10_REPEATED_SINGLECHANNEL (ADC10CONSEQ_2)
00145 #define ADC10_REPEATED_SEQOFCHANNELS (ADC10CONSEQ_3)
00146
00147
00148
00149
00150
00151
00152
00153 #define ADC10_COMPLETECONVERSION (0x0)
00154 #define ADC10_PREEMPTCONVERSION (0x1)
00155
00156
00157
00158
00159
00160
00161
00162 #define ADC10_UNSIGNED_BINARY ( !(ADC10DF) )
00163 #define ADC10_SIGNED_2SCOMPLEMENT (ADC10DF)
00164
00165
00166
00167
00168
00169
00170
00171 #define ADC10_RESOLUTION_8BIT ( !(ADC10RES) )
00172 #define ADC10_RESOLUTION_10BIT (ADC10RES)
00173
00174
00175
00176
00177
00178
00179
00180 #define ADC10_NONINVERTEDSIGNAL ( !(ADC10ISSH) )
00181 #define ADC10_INVERTEDSIGNAL (ADC10ISSH)
00182
00183
00184
00185
00186
00187
00188
00189 #define ADC10_MAXSAMPLINGRATE_200KSPS ( !(ADC10SR) )
00190 #define ADC10_MAXSAMPLINGRATE_50KSPS (ADC10SR)
00191
00192
00193
00194
00195
00196
00197 #define ADC10_NOTBUSY (0x0)
00198 #define ADC10_BUSY (0x1)
00199
00200
00201
00202
00203
00204
00205
00206
00207 extern unsigned short ADC10_init (unsigned int baseAddress,
00208 unsigned int sampleHoldSourceSelect,
00209 unsigned char clockSourceSelect,
00210 unsigned int clockSourceDivider);
00211
00212 extern void ADC10_enable (unsigned int baseAddress);
00213
00214 extern void ADC10_disable (unsigned int baseAddress);
00215
00216 extern void ADC10_setupSamplingTimer (unsigned int baseAddress,
00217 unsigned int clockCycleHoldCount,
00218 unsigned short multipleSamplesEnabled);
00219
00220 extern void ADC10_disableSamplingTimer (unsigned int baseAddress);
00221
00222 extern void ADC10_memoryConfigure (unsigned int baseAddress,
00223 unsigned char inputSourceSelect,
00224 unsigned char positiveRefVoltageSourceSelect,
00225 unsigned char negativeRefVoltageSourceSelect);
00226
00227 extern void ADC10_enableInterrupt (unsigned int baseAddress,
00228 unsigned char interruptMask);
00229
00230 extern void ADC10_disableInterrupt (unsigned int baseAddress,
00231 unsigned char interruptMask);
00232
00233 extern void ADC10_clearInterrupt (unsigned int baseAddress,
00234 unsigned char interruptFlagMask);
00235
00236 extern unsigned char ADC10_getInterruptStatus (unsigned int baseAddress,
00237 unsigned char interruptFlagMask);
00238
00239 extern void ADC10_startConversion (unsigned int baseAddress,
00240 unsigned char conversionSequenceModeSelect);
00241
00242 void ADC10_disableConversions (unsigned int baseAddress,
00243 unsigned short preempt);
00244
00245 extern int ADC10_getResults (unsigned int baseAddress);
00246
00247 void ADC10_setResolution (unsigned int baseAddress,
00248 unsigned char resolutionSelect);
00249
00250 extern void ADC10_setSampleHoldSignalInversion (unsigned int baseAddress,
00251 unsigned int invertedSignal);
00252
00253 extern void ADC10_setDataReadBackFormat (unsigned int baseAddress,
00254 unsigned short readBackFormat);
00255
00256 extern void ADC10_enableReferenceBurst (unsigned int baseAddress);
00257
00258 extern void ADC10_disableReferenceBurst (unsigned int baseAddress);
00259
00260 extern void ADC10_setReferenceBufferSamplingRate (unsigned int baseAddress,
00261 unsigned short samplingRateSelect);
00262
00263 extern void ADC10_setWindowComp (unsigned int baseAddress,
00264 unsigned int highThreshold,
00265 unsigned int lowThreshold);
00266
00267 extern unsigned long ADC10_getMemoryAddressForDMA (unsigned int baseAddress);
00268
00269 extern unsigned short ADC10_isBusy (unsigned int baseAddress);
00270
00271 #endif