

# EDMA3 Resource Manager

# User Guide

June 2010

Sundaram Raju

Document Version 01.11.01.XX

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI

#### Mailing Address: Texas Instruments Post Office Box 655303, Dallas, Texas 75265

#### Copyright © 2009, Texas Instruments Incorporated

#### LICENSE

This work is licensed under the Creative Commons Attribution-Share Alike 3.0 United States License. To view a copy of this license, visit <u>http://creativecommons.org/licenses/by-sa/3.0/us/</u> or send a letter to Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.

# **Read This First**

#### About This Manual

This User's Manual serves as a software programmer's handbook for working with the **EDMA3 Resource Manager Version 01.11.00.XX.** This manual provides necessary information regarding how to effectively install, build and use **EDMA3 Resource Manager** in user systems and applications.

This manual provides details regarding how the **EDMA3 Resource Manager** is Architected, its composition, its functionality, the requirements it places on the hardware and software environment where it can be deployed, how to customize/ configure it to specific requirements, how to leverage the supported run-time interfaces in user's own application etc.,

This manual also provides supplementary information regarding steps to be followed for proper installation/ un-installation of the **EDMA3 Resource Manager**. Also included are appendix sections on related Glossary, Web sites and Pointers for gathering further information on the **EDMA3 Resource Manager**.

# Terms and Abbreviations


Term/Abbreviation	Description
EDMA3	Enhanced Direct Memory Access
EDMA3 Controller	Consists of the EDMA3 channel controller (EDMA3CC) and EDMA3 transfer memory access controller(s) (EDMA3TC). Is referred to as EDMA3 in this document.
DMA	Direct Memory Access
QDMA	Quick DMA
ТСС	Transfer Completion Code (basically Interrupt Channel)
ISR	Interrupt Service Routine
СС	Channel Controller
ТС	Transfer Controller
RM	Resource Manager
TR	Transfer Request. A command for data movement that is issued from the EDMA3CC to the EDMA3TC. A TR includes source and destination addresses, counts, indexes, options, etc.

#### Notations

Explain any special notations or typefaces used (such as for API guides, special typefaces for functions, variables, etc.)

#### Information about Cautions and Warnings

This book may contain cautions and warnings.



The information in a caution or a warning is provided for your protection. Please read each caution and warning carefully.

#### **Related Documentation**

#### Internal

- □ EDMA3 Channel Controller (TPCC), version 3.0.2
- □ EDMA3 Transfer Controller (TPTC), version 3.0.1

#### Trademarks

The TI logo design is a trademark of Texas Instruments Incorporated. All other brand and product names may be trademarks of their respective companies.

# **Revision History**

Date		Author	Revision History	Version
June 14, 20	)10	Sundaram Raju & Hongmei Gou	<ul> <li>a) Added support for C6472 and TCI6486 platforms.</li> <li>b) IRs SDOCM00063765 &amp; SDOCM00071134 fixed.</li> <li>See release notes for more information.</li> </ul>	01.11.01.04
November 2009	2,	Anuj Aggarwal	<ul> <li>a) Added CCSv4 / BIOS5 support and linux installer in LLD.</li> <li>b) IRs SDOCM00061179 (Device 6748 isn't listed in package.xs file of ti.sdo.fc.edma3.rm) &amp; SDOCM00061809 (Exception occurs when edma3deinit() API called) fixed.</li> <li>See release notes for more information.</li> </ul>	01.11.00.XX
July 9, 200	9	Anuj Aggarwal	a) ECN# TIDSP00012004 (Migration to new BSD license) implemented. See release notes for more information.	01.10.00.01
May 11, 20	09	Anuj Aggarwal	a) Add support for new platforms: C6748, OMAPL138, DRA44x and DRX45x.	01.07.00.01
November 2008	4,	Anuj Aggarwal	<ul><li>a) Added support for new platforms.</li><li>b) IR SDOCM00049778 is fixed.</li><li>See release notes for more information.</li></ul>	01.06.00.01
March 2008	20,	Anuj Aggarwal	<ul> <li>a) Added support for new platforms.</li> <li>b) MRs DPSP00010187 and DPSP00010482 are fixed.</li> <li>See release notes for more information.</li> </ul>	1.05.00.01
January 2008	28,	Anuj Aggarwal	<ul> <li>a) Added new IOCTLs and APIs.</li> <li>b) Number of maximum Resource Manager Instances is configurable (through RTSC).</li> <li>c) Header files modified to have extern "C" declarations.</li> </ul>	1.04.00.01
October 2007	21,	Anuj Aggarwal	<ul> <li>a) C6452 support has been added in this release. Now C6452 applications can also be built in the RTSC environment.</li> <li>b) All the CCS PJT files now come under two flavors: one for the RTSC environment and the other for the non-RTSC environment.</li> <li>c) IOCTL interface has been added in the Resource Manager.</li> <li>d) MRs DPSP00009082, DPSP00009191 and DPSP00009210 Fixed. See Release Notes for more information.</li> </ul>	1.03.00.01

September 28, 2007	Anuj Aggarwal	<ul> <li>a) Added support for DM6467 platform.</li> <li>b) MRs DPSP00009060, DPSP00009062, DPSP00009079, DPSP00009080, DPSP00009081, DPSP00009082, DPSP00009144 and DPSP00009171 Fixed. See Release Notes for more information.</li> </ul>	1.02.00.01
September 14, 2007	Anuj Aggarwal	<ul><li>a) Moved the platform specific configuration to the Resource Manager.</li><li>b) Added new APIs for logical channel creation/deletion etc.</li></ul>	1.01.00.01
July 11, 2007	Anuj Aggarwal	a) Modified the DSP/BIOS version number. b) Modified the Resource Manager directory structure as per RTSC standard.	1.00.00.03
June 18, 2007	Anuj Aggarwal	Made the EDMA3 package RTSC compliant.	1.00.00.02
May 14, 2007	Anuj Aggarwal	a) MR# DPSP00007858 (False missed events issue) Fixed.	1.0.0.1
May 9, 2007	Anuj Aggarwal	<ul> <li>a) MR# DPSP00007800 (Result of resource allocation is over-written by the semaphore release result in EDMA3 Resource Manager) Fixed.</li> <li>b) MR# DPSP00007803 (Exit from EDMA3_RM_allocContiguousResource () in case of error is incorrect) Fixed.</li> </ul>	1.0.0
Apr 23, 2007	Anuj Aggarwal	a) New APIs to support POLL mode provided. b) APIs to get/set CC Register provided.	0.3.2
Mar 23, 2007	Anuj Aggarwal	a) DMA/QDMA channel event missed issue fixed.	0.3.1
Mar 6, 2007	Anuj Aggarwal	<ul> <li>a) Renamed EDMA3_DVR to EDMA3_RM.</li> <li>b) IPR bit clearing in RM ISR issue fixed.</li> <li>c) Sample application made generic.</li> </ul>	0.3.0
Jan 16, 2007	Anuj Aggarwal	Critical section handling code modification. Uses semaphore and interrupts disabling mechanism for resources sharing.	0.2.2
Nov 14, 2006	Anuj Aggarwal	Made EDMA3 Resource Manager OS Independent. Also, more run time configuration is possible now.	0.2.1

# Contents

Read T	his Fi	rst	
		nual	
		breviations	
Notatio		V	
	-	•	
		bout Cautions and Warnings	
		nentation	V
Internal		V	
Tradem			
		ry	
EDMA3	Reso	urce Manager Introduction	0-1-1
1.1	(	Overview	0-1-2
	1.1.1	System Partitioning	0-1-2
		Supported Services	
Installa	ation (	Guide	1-2-1
2.1		Component Folder	
2.2		Development Tools Environment(s)	1-2-4
	2.2.1	Development Tools	1-2-4
2.3		Installation guide	
	2.3.1	Installation and Usage Procedure	1-2-5
	2.3.2	Un-installation	1-2-5
2.4		Integration Guide	1-2-6
	2.4.1	Building EDMA3 Libraries	1-2-6
	2.4.2	Build Options	1-2-7
Run-Ti	me In	terfaces/Integration Guide	2-3-1
3.1	:	Symbolic Constants and Enumerated Data types	2-3-2
3.2		Data Structures	
		RM Global Error Callback	
		EDMA3_RM_GblErrCallbackParams	
	3.2.3	EDMA3_RM_GblConfigParams	2-3-11
	3.2.4	EDMA3_RM_InstanceInitConfig	2-3-13
	3.2.5	EDMA3_RM_Param	2-3-16
	3.2.6	EDMA3_RM_MiscParam	2-3-16
	3.2.7	EDMA3_RM_ResDesc	2-3-17
3.3		API Specification	2-3-20
		Creation	
		Configuration	
		Control	
		Termination	
3.4		API Usage Example	
EDMA3	Reso	urce Manager Porting	3-1

4.1	Getting Started	3-2
4.2	Step-by-Step procedure for porting	
	4.2.1 edma3_ <platform_name>_cfg.c:</platform_name>	
	4.2.2 edma3_rm_bios_ <platform_name>_lib.pjt</platform_name>	3-5

Table 1: Development Tools/components	1-2-4
Table 2: Build Options	
Table 3: Symbolic Constants and Enumerated Data types Table for	
common header file edma3_common.h	2-3-2
Table 4: Symbolic Constants and Enumerated Data types Table for	
EDMA3 Resource Manager header file edma3_rm.h	2-3-4

# **EDMA3 Resource Manager** Introduction

This chapter introduces the **EDMA3 Resource Manager** to the user by providing a brief overview of the purpose and construction of the **EDMA3 Resource Manager** along with hardware and software environment specifics in the context of **EDMA3 Resource Manager** Deployment.

### 1.1 Overview

This section describes the functional scope of the **EDMA3 Resource Manager** and its feature set.

A brief definition of the component is provided at this point – its main characteristics and purpose.

#### 1.1.1 System Partitioning

EDMA3 peripheral supports data transfers between two memory mapped devices. It supports EDMA as well as QDMA channels for data transfer. This peripheral IP is being re-used in different SoCs with only a few configuration changes like number of DMA and QDMA channels supported, number of PARAM sets available etc.

The EDMA3 peripheral is used by other peripherals for their DMA needs thus the EDMA3 driver needs to cater to the requirements of device drivers of these peripherals as well as other application software that may need to use the 3<sup>rd</sup> party DMA services.

The **EDMA3 Resource Manager** comprises of the following two parts:

- Physical Resource Manager: This component is responsible for the management of several resources within the EDMA3 peripheral like TCC codes, PARAM entry, DMA and QDMA channels, all global EDMA3 registers, queues etc.
- □ **Interrupt Manager**: This component handles EDMA3 interrupts, which are registered with the underlying OS interrupt handling mechanism by the user. Since interrupts are associated with TCC codes in EDMA3 module, this module provides the functionality of accepting application registration callbacks for TCC codes and calls the callback functions upon receipt of the given interrupt (TCC). Note that the application/driver using the EDMA3 Resource Manager has to register/unregister the Interrupt Handlers with the underlying operating system. The Resource Manager does not do this by itself.

#### 1.1.2 Supported Services

Following are the services provided by the **Physical Resource Manager:** 

- **1.1.2.1** Allocation/de-allocation of EDMA3 resources: It provides interfaces that allow applications to allocate and free EDMA3 resources:
  - EDMA channels
  - QDMA channels
  - PARAM Entries
  - TCC

These resources shall be provided to the instance of the resource manager at run time.

- **1.1.2.2 Global EDMA3 settings configuration:** It provides an interface that can be used by applications to configure global EDMA3 settings. For e.g. number of resources (DMA/QDMA channels, TCCs, PaRAM sets) available, number of Transfer controllers, queue priorities etc.
- **1.1.2.3 Binding of specific EDMA3 resources**: It provides an interface that can be used by applications to bind specific EDMA3 resources like EDMA or QDMA channel with PaRAM Set entries.
- **1.1.2.4** *Multiple RM Instances Support:* It supports multiple instances of the Resource Manager, running on the same processor, but managing same/different sets of resources and tied to same/different shadow regions.
- **1.1.2.5** *Read/Write a specific CC register:* It provides APIs to read as well as write on a specific Channel Controller Register.
- **1.1.2.6** Non-RTSC Environment Support: Resource Manager module should gets built in non-RTSC environment also. All the CCS PJT files should come for non-RTSC environment too.
- **1.1.2.7 IOCTL interface support:** EDMA3 Resource Manager shall provide an IOCTL interface for toggling the option whether PaRAM Sets should be cleared during allocation or not. This interface could also be extended in future for other misc requirements.
- **1.1.2.8** *Provides Poll mode support:* It also provides APIs which could be used by users, working in Poll Mode. These users don't rely upon the trasnfer completion interrupts generated by the Channel controller, and instead, Poll the IPR/IPRH register for the trasnfer completion interrupt bit.

Following are the services provided by the Interrupt Manager:

- **1.1.2.9** *Error Interrupts Handling:* It also handles error interrupts and depending upon the nature of error, either calls a global application callback or TCC callback with the appropriate error status. It provides APIs to register/unregister these error interrupt handlers.
- **1.1.2.10 Registration and Un-registration of TCC callbacks:** It provides an interface that can be called by applications to register/un-register for TCC callbacks. It handles EDMA3 interrupts and calls the respective TCC callback function with appropriate status.

# **Installation Guide**

This chapter discusses the **EDMA3 Resource Manager** installation, how and what software and hardware components to be availed in order to complete a successful installation of **EDMA3 Resource Manager**.

# 2.1 Component Folder

Upon installing the **EDMA3 Resource Manager**, the following directory structure is found in the main directory.



Figure 1: EDMA3 Resource Manager Directory Structure

The sections below describe the folder contents:

#### edma3\_lld\_<<version\_number>>

Top level installation directory. Contains the source code, examples and the documents.

#### docs

Contains release notes for EDMA3 Driver and Resource Manager.

#### examples

Contains the stand-alone applications for EDMA3 Driver (for all the supported platforms) and the DAT example.

#### packages

All components (Driver, Resource Manager, sample OS-abstraction layers etc) fall under packages/ti/sdo/edma3 directory, under their individual directories. For e.g., EDMA3 Resource Manager lies under packages/ti/sdo/edma3/rm folder, sample initialization library for EDMA3 Resource Manager lies under packages/ti/sdo/edma3/rm/sample folder etc.

- a) **rm** -> Top level folder for the Resource Manager
- b) rm\build -> Build environment related files (PJT, TCF etc) for all the supported platforms.
  - rm\build\<<platform\_name>>\ccs3: Build files for CCSv3
  - rm\build\<<platform\_name>>\ccs4: Build files for CCSv4
  - rm\build\<<platform\_name>>\eBinder: Build files for eBinder
- c) **rm\docs** -> User guide, datasheet etc.
- d) **rm\lib** -> Resource Manager libraries for all the supported platforms.
- e) **rm\sample** -> Sample code for how to use the Resource Manager, along-with the pre-built libraries for the same.
  - **rm\sample\build:** Build files for CCSv3/CCSv4/eBinder
  - **rm\sample\lib:** Pre-built libraries for EDMA3 Resource Manager sample initialization code.
  - **rm\sample\src:** Source code for EDMA3 Resource Manager Sample Initialization.
- f) **rm\src** -> Source files for Resource Manager.

Just to clarify, the *sample* folder inside the edma3\rm folder DOESNOT contain the sample applications. It provides the:

- Sample initialization code to properly configure the EDMA3 hardware, and,
- Sample OS abstraction layer to provide the OS-specific hooks to the EDMA3 package.

This sample code is provided for reference purpose only. To start with, the user is advised to use the sample code/library as it is, and later modify/create his own initialization code, as per the requirements.

The stand-alone applications are provided in the top level *examples* folder as mentioned above. Please note that these examples use the above mentioned sample initialization/OS abstraction libraries and the EDMA3 Driver libraries.

# **2.2 Development Tools Environment(s)**

This section describes the development tools environment(s) for software development with **EDMA3 Resource Manager**. It describes the tools used and their setup, for each supported environment.

# 2.2.1 Development Tools

Describe here the tools that need to be installed, the installation order and specific configuration. Including: 3rd party components/ libraries, Operating system and auxiliary Tools

Table 1: Development Tools/components

Development tool/ component	Version	Comments
Code Composer Studio (CCS)	3.3.80.11 (service release 10)	IDE
DSP BIOS	5.41.01.09	Operating System
XDC tool chain	3.16.00.18	RTSC tools
Code Generation Tools	6.1.9	Code generation toolchain
eBinder	1.7	IDE
PrKernel	Version 4	Operating System

# 2.3 Installation guide

This section describes the EDMA3 LLD installation and un-installation.

### 2.3.1 Installation and Usage Procedure

- 1) Install the products mentioned in the development tools requirements section, as per instructions provided along with the products.
- 2) Install the EDMA3 package using the self-extracting installer into preferred drive/folder. It is recommended to install the EDMA3 LLD into the default drive/folder as indicated by the self-extracting installer.
- 3) As a part of installation process, an environment variable "EDMA3LLD\_BIOS5\_INSTALLDIR" is created with its value as the current EDMA3 installation directory. Moreover, in case the variable exists prior to this installation, the same will be updated with the current (latest) EDMA3 installation directory. This environment variable can be used by other users of EDMA3 package for e.g. BIOS PSP Drivers package.
- 4) For building the downloadable images, refer to section 2.4 Integration Guide.
- 5) Download the image (.out) onto the platform using CCS.
- 6) Run the program.

### 2.3.2 Un-installation

- 1) Uninstall the EDMA3 package by using the uninstall.exe in the install directory.
- 2) Un-install the products mentioned in the development tools requirements section as per the instructions provided with the product.

# 2.4 Integration Guide

This section describes the EDMA3 LLD package usage. The package provides pre-built libraries for all the different components: EDMA3 Driver, Resource Manager along with their sample initialization libraries. Moreover, demo applications are also provided to check the basic functionality for the supported components.

### 2.4.1 Building EDMA3 Libraries

The EDMA3 package contains pre-built libraries for all EDMA3 components. But user can also build them by following the below mentioned steps in case of source code modification or some other specific use cases described below.

- 1) **For** CCSv3: CCSv3 Use project files located in rm\build\<<platform\_name>>\ccs3\ folder to build the EDMA3 Driver libraries for the desired platform. Use CCSv3 project files located in rm\sample\build\<<platform name>>\ccs3\ folder to build the EDMA3 Resource Manager Sample Initialization libraries.
- 2) For CCSv4: Projects located in rm\build\<<pre>platform\_name>>\ccs4\ folder needs to be imported via CCSv4 into a workspace to build the EDMA3 Resource Manager libraries for the desired platform. Similarly, projects located in rm\sample\build\<<pre>platform\_name>>\ccs4\ folder needs to be imported via CCSv4 into a workspace to build the EDMA3 Resource Manager Sample build\<<pre>platform\_name>>\ccs4\ folder needs to be imported via CCSv4 into a workspace to build the EDMA3 Resource Manager Sample Initialization libraries for the desired platform.

#### NOTES:

#### 1. The following environmental variables must be set

**a. XDCPATH** – Should include BIOS v5 package installation directory, in case user is working in RTSC environment.

Example:

XDCPATH=D:/Program Files/Texas
Instruments/bios\_5\_41\_00\_06\_eng/packages

# 2.4.2 Build Options

This section enumerates and describes alongside each of the allowed build options. It also tells the default configurations available.

Build option Reference	Default Configuration	Description
EDMA3_INSTRUMENTATIO N_ENABLED	Instrumentation disabled	To enable/disable Real Time Instrumentation support.
EDMA3_DRV_PARAM_CHE CK_DISABLE	Parameter checking enabled (public APIs)	Disable parameter checking for public APIs, if required. See note 1 below.
NDEBUG	Parameter checking enabled (private functions)	Disable parameter checking for private functions, if required. See note 2 below.
_DEBUG	_DEBUG (Debug mode)	To select DEBUG mode.
_RELEASE	_RELEASE (Release mode)	To select RELEASE mode.
pdr	pdr (Release / Debug Mode)	To select the option "Issues remarks (non-serious warnings)", which are suppressed by default.
o2	o2 (Release Mode)	To choose O2 level of optimization.

Table 2: Build Options

**Note 1**: All EDMA3 public APIs provide a mechanism to disable input parameter checking. This is intended to reduce the number of CPU cycles spent in the parameter checking and hence provide more efficient libraries. To do that, user has to modify the build environment (for e.g. the CCSv3 project file), and re-build the libraries. By default, the parameter checking is enabled for all the public APIs.

**Note 2:** All EDMA3 private functions use the standard C **assert** mechanism to enable/disable input parameter checking. This is intended to reduce the number of CPU cycles spent in the parameter checking and hence provide more efficient libraries. To do that, user has to modify the build environment (for e.g. the CCSv3 project file), and re-build the libraries. By default, the parameter checking is enabled for all the private functions.

# Run-Time Interfaces/Integration Guide

This chapter discusses the **EDMA3 Resource Manager** run-time interfaces that comprise the API specification & usage scenarios, in association with its data types and structure definitions.

# **3.1** Symbolic Constants and Enumerated Data types

This section summarizes all the symbolic constants specified as either #define macros and/or enumerated C data types. Described alongside the macro or enumeration is the semantics or interpretation of the same in terms of what value it stands for and what it means.

# *Table 3: Symbolic Constants and Enumerated Data types Table for common header file edma3\_common.h*

Group or Enumeration Class	Symbolic Constant Name	Description or Evaluation
RM Global Defines	EDMA3_RM_DEBUG	This define is used to enable/disable EDMA3 Driver debug messages
	EDMA3_RM_PRINTF	If EDMA3_RM_DEBUG is defined, EDMA3_RM_PRINTF will be used to print the debug messages on the user specified output.
	EDMA3_RM_SOK	EDMA3 Driver Result OK
	EDMA3_OSSEM_NO_TIMEOUT	This define is used to specify a blocking call without timeout while requesting a semaphore.
Defines used to support the maximum	EDMA3_MAX_ EDMA3_INSTANCES	Maximum EDMA3 Controllers on the SoC
resources supported by the EDMA3 controller. These are used to allocate the maximum memory for different data structures of the EDMA3 Driver and	EDMA3_MAX_DMA_CH	Maximum DMA channels supported by the EDMA3 Controller
	EDMA3_MAX_QDMA_CH	Maximum QDMA channels supported by the EDMA3 Controller
Resource Manager.	EDMA3_MAX_PARAM_SETS	Maximum PaRAM Sets supported by the EDMA3 Controller
	EDMA3_MAX_LOGICAL_CH	Maximum Logical channels supported by the EDMA3 Package
	EDMA3_MAX_TCC	Maximum TCCs (Interrupt Channels) supported by the EDMA3 Controller
	EDMA3_MAX_EVT_QUE	Maximum Event Queues supported by the EDMA3 Controller
	EDMA3_MAX_TC	Maximum Transfer Controllers supported by the EDMA3

		Controller
	EDMA3_MAX_REGIONS	Maximum Shadow Regions supported by the EDMA3 Controller
	EDMA3_MAX_DMA_CHAN_DWRDS	Maximum Words (4-bytes region) required for the book-keeping information specific to the maximum possible DMA channels.
	EDMA3_MAX_QDMA_CHAN_DWRDS	Maximum Words (4-bytes region) required for the book-keeping information specific to the maximum possible QDMA channels.
	EDMA3_MAX_PARAM_DWRDS	Maximum Words (4-bytes region) required for the book-keeping information specific to the maximum possible PaRAM Sets.
	EDMA3_MAX_TCC_DWRDS	Maximum Words (4-bytes region) required for the book-keeping information specific to the maximum possible TCCs.
	EDMA3_OS_PROTECT_INTERRUPT	Protection from All Interrupts required
Defines for the level of OS protection needed when calling edma3OsProtectXXX()	EDMA3_OS_PROTECT_SCHEDULER	Protection from scheduling required
	EDMA3_OS_PROTECT_INTERRUPT_XFER_ COMPLETION	Protection from EDMA3 Transfer Completion Interrupt required
	EDMA3_OS_PROTECT_INTERRUPT_CC_E RROR	Protection from EDMA3 CC Error Interrupt required
	EDMA3_OS_PROTECT_INTERRUPT_TC_E RROR	Protection from EDMA3 TC Error Interrupt required

# *Table 4: Symbolic Constants and Enumerated Data types Table for EDMA3 Resource Manager header file edma3\_rm.h*

Group or Enumeration Class	Symbolic Constant Name	Description or Evaluation
Enum EDMA3_RM_TccStat us	EDMA3_RM_XFER_COMPLETE	DMA Transfer successfully completed (true completion mode) or submitted to the TC (early completion mode).
	EDMA3_RM_E_CC_DMA_EVT_MISS	EDMA3 Channel Controller has reported an error for DMA missed event. It gets latched in the DMA event missed register (EMR/EMRH).
	EDMA3_RM_E_CC_QDMA_EVT_MISS	EDMA3 Channel Controller has reported an error for QDMA missed event. It gets latched in the QDMA event missed register (QEMR).
Enum EDMA3_RM_Global Error	EDMA3_RM_E_CC_QUE_THRES_EXCEED	The EDMA3CC error register (CCERR) indicates whether or not at any instant of time the number of events queued up in a particular event queue exceeds or equals the threshold/watermark value that is set in the queue watermark threshold register (QWMTHRA) for that particular queue.
	EDMA3_RM_E_CC_TCC	The EDMA3CC error register (CCERR) indicates when the number of outstanding TRs (Transfer Requests) that have been programmed to return transfer completion code (TRs which have the TCINTEN or TCCHEN bit in OPT set to 1) to the EDMA3CC has exceeded the maximum allowed value of 63.
	EDMA3_RM_E_TC_MEM_LOCATION_REA D_ERROR	Transfer Controller has reported a Read error signaled by the source or destination address.
	EDMA3_RM_E_TC_MEM_LOCATION_WRIT E_ERROR	Transfer Controller has reported a Write error signaled by the source or destination address.
	EDMA3_RM_E_TC_INVALID_ADDR	Transfer Controller has reported an attempt to read or write to an invalid address in the configuration memory map.

	EDMA3_RM_E_TC_TR_ERROR	Transfer Controller has reported that a Transfer Request has been detected that violates FIFO mode transfer (SAM or DAM is set to 1) alignment rules (the source/destination addresses and source/destination indexes must be aligned to 32 bytes) OR has ACNT or BCNT == 0.
Resource Manager Error Codes	EDMA3_RM_E_OBJ_NOT_DELETED	Before a Resource Manager Object could be created, it must be in the 'Deleted' state. Since it is not yet 'Deleted', it cannot be created.
	EDMA3_RM_E_OBJ_NOT_CLOSED	Before a Resource Manager Object could be deleted, it must be in the 'Closed' state. Since it is not yet 'Closed', it cannot be deleted.
	EDMA3_RM_E_OBJ_NOT_OPENED	Before a Resource Manager Object could be closed, it must be in the 'Opened' state. Since it is not yet 'Opened', it cannot be closed.
	EDMA3_RM_E_INVALID_PARAM	Invalid Parameter passed to Resource Manager API.
	EDMA3_RM_E_RES_ALREADY_FREE	Specific resource requested for freeing is already free.
	EDMA3_RM_E_RES_NOT_OWNED	Resource requested for allocation/freeing is not owned by the Resource Manager Instance.
	EDMA3_RM_E_SPECIFIED_RES_NOT_AVA ILABLE	Specific resource requested for allocation is not available.
	EDMA3_RM_E_ALL_RES_NOT_AVAILABLE	No resource of the specified type is available.
	EDMA3_RM_E_INVALID_STATE	Resource Manager Object is in an invalid state. For e.g., if number of RM instances opened is more than 0 and less than the maximum allowed, then RM Object state should be 'Opened'. If not, this error is returned.
	EDMA3_RM_E_MAX_RM_INST_OPENED	There could be a maximum of EDMA3_RM_NUM_MAX_INSTANCE S instances per EDMA3 Controller. If maximum number of RM Instances are already Opened, this error is returned.
	EDMA3_RM_E_RM_MASTER_ALREADY_EX ISTS	A Master Resource Manager Instance is ONLY allowed to program the global EDMA3 registers like Event Queues

		Priority, Watermark threshold etc. More than ONE Master Resource Manager Instance is NOT supported.
	EDMA3_RM_E_CALLBACK_ALREADY_REG ISTERED	Callback function already registered with the specified TCC.
	EDMA3_RM_E_FEATURE_UNSUPPORTED	Hardware feature NOT supported
	EDMA3_RM_E_RES_NOT_ALLOCATED	EDMA3 Resource NOT allocated
	EDMA3_RM_E_SEMAPHORE	Semaphore related error
	EDMA3_RM_E_FEATURE_UNSUPPORTED	Hardware feature NOT supported
	EDMA3_RM_E_RES_NOT_ALLOCATED	EDMA3 Resource NOT allocated
Resource Manager Global Defines	EDMA3_RM_RES_ANY	It is used to specify any available resource Id (EDMA3_RM_ResDesc.resId) for the specific type (EDMA3_RM_ResDesc.type), while requesting a resource.
	EDMA3_RM_DMA_CHANNEL_ANY	Used to specify any available DMA Channel while requesting one. Used in the API EDMA3_RM_allocLogicalChannel (). DMA channel from the pool of (owned && non_reserved && available_right_now) DMA channels will be chosen and returned.
	EDMA3_RM_QDMA_CHANNEL_ANY	Used to specify any available QDMA Channel while requesting one. Used in the API EDMA3_RM_allocLogicalChannel(). QDMA channel from the pool of (owned && non_reserved && available_right_now) QDMA channels will be chosen and returned.
	EDMA3_RM_TCC_ANY	Used to specify any available TCC while requesting one. Used in the API EDMA3_RM_allocLogicalChannel(), for both DMA and QDMA channels. TCC from the pool of (owned && non_reserved && available_right_now) TCCs will be chosen and returned.
	EDMA3_RM_PARAM_ANY	Used to specify any available PaRAM Set while requesting one. Used in the API EDMA3_RM_allocLogicalChannel(), for both DMA/QDMA and Link channels. PaRAM Set from the

		pool of (owned && non_reserved && available_right_now) PaRAM Sets will be chosen and returned.
	EDMA3_RM_CH_NO_PARAM_MAP	This define is used to specify that a DMA channel is NOT tied to any PaRAM Set and hence any available PaRAM Set could be used for that DMA channel. It could be used in dmaChannelPaRAMMap [EDMA3_MAX_DMA_CH], in global configuration structure EDMA3_RM_GblConfigParams.
		This value should mandatorily be used to mark DMA channels with no initial mapping to specific PaRAM Sets.
	EDMA3_RM_CH_NO_TCC_MAP	This define is used to specify that the DMA/QDMA channel is not tied to any TCC and hence any available TCC could be used for that DMA/QDMA channel. It could be used in dmaChannelTccMap [EDMA3_MAX_DMA_CH], in global configuration structure EDMA3_RM_GblConfigParams.
		This value should mandatorily be used to mark DMA channels with no initial mapping to specific TCCs.
Enum EDMA3_RM_HW_C HANNEL_EVENT	EDMA3_RM_HW_CHANNEL_EVENT_0 = 0, EDMA3_RM_HW_CHANNEL_EVENT_1, EDMA3_RM_HW_CHANNEL_EVENT_2,	DMA Channels assigned to different Hardware Events. They should be used while requesting a specific DMA channel. One possible usage is to maintain a SoC specific file, which will contain the mapping of these hardware events to the respective peripherals for better understanding and lesser probability of errors. Also, if any event associated with a particular peripheral gets changed, only that SoC specific file needs to be changed.
Enum EDMA3_RM_ResTyp e	EDMA3_RM_RES_DMA_CHANNEL	EDMA3 DMA Channel resource type.
	EDMA3_RM_RES_QDMA_CHANNEL	EDMA3 QDMA Channel resource type.
	EDMA3_RM_RES_TCC	EDMA3 TCC resource type.

Enum EDMA3_RM_QdmaT rigWord	EDMA3_RM_QDMA_TRIG_OPT	Used to set the OPT field (Offset Address Oh Bytes) of the PaRAM Set as the QDMA trigger word.
	EDMA3_RM_QDMA_TRIG_SRC	Used to set the Source Address field (Offset Address 4h Bytes) of the PaRAM Set as the QDMA trigger word.
	EDMA3_RM_QDMA_TRIG_ACNT_BCNT	Used to set the (ACNT+BCNT) field (Offset Address 8h Bytes) of the PaRAM Set as the QDMA trigger word.
	EDMA3_RM_QDMA_TRIG_DST	Used to set the Destination Address field (Offset Address Ch Bytes) of the PaRAM Set as the QDMA trigger word.
	EDMA3_RM_QDMA_TRIG_SRC_DST_BIDX	Used to set the (SRCBIDX+DSTBIDX) field (Offset Address 10h Bytes) of the PaRAM Set as the QDMA trigger word.
	EDMA3_RM_QDMA_TRIG_LINK_BCNTRLD	Used to set the (LINK+BCNTRLD) field (Offset Address 14h Bytes) of the PaRAM Set as the QDMA trigger word.
	EDMA3_RM_QDMA_TRIG_SRC_DST_CIDX	Used to set the (SRCCIDX+DSTCIDX) field (Offset Address 18h Bytes) of the PaRAM Set as the QDMA trigger word.
	EDMA3_RM_QDMA_TRIG_CCNT	Used to set the CCNT field (Offset Address 1Ch Bytes) of the PaRAM Set as the QDMA trigger word.
	EDMA3_RM_QDMA_TRIG_DEFAULT	Used to set the CCNT field (Offset Address 1Ch Bytes) of the PaRAM Set as the default QDMA trigger word.
Enum EDMA3_RM_Cntrlr_	EDMA3_RM_CC_PHY_ADDR	Channel Controller Physical Address
<b>PhyAddr</b> Use this enum to get	EDMA3_RM_TC0_PHY_ADDR	Transfer Controller 0 Physical Address
the physical address of the Channel Controller or the Transfer Controller. The address returned	EDMA3_RM_TC0_PHY_ADDR	Transfer Controller 1 Physical Address
	EDMA3_RM_TC0_PHY_ADDR	Transfer Controller 2 Physical Address
could be used by the advanced users to set/get some specific	EDMA3_RM_TC0_PHY_ADDR	Transfer Controller 3 Physical Address
registers direclty.	EDMA3_RM_TC0_PHY_ADDR	Transfer Controller 4 Physical Address
	EDMA3_RM_TC0_PHY_ADDR	Transfer Controller 5 Physical

		Address
	EDMA3_RM_TC0_PHY_ADDR	Transfer Controller 6 Physical Address
	EDMA3_RM_TC0_PHY_ADDR	Transfer Controller 7 Physical Address
Enum EDMA3_RM_IoctlC md	EDMA3_RM_IOCTL_MIN_IOCTL	EDMA3 Resource Manager IOCTL commands. Min IOCTL.
	EDMA3_RM_IOCTL_SET_PARAM_CLEAR_ OPTION	PaRAM Sets will be cleared OR will not be cleared during allocation, depending upon this option. For e.g., To clear the PaRAM Sets during allocation, cmdArg = (void *)1;
		To NOT clear the PaRAM Sets during allocation, cmdArg = (void *)0;
		For all other values, it will return error.
		By default, PaRAM Sets will be cleared during allocation.
		Note: Since this enum can change the behavior how the resources are initialized during their allocation, user is adviced to not use this command while allocating the resources. User should first change the behavior of resources' initialization and then should use start allocating resources.
	EDMA3_RM_IOCTL_GET_PARAM_CLEAR_ OPTION	To check whether PaRAM Sets will be cleared or not during allocation. If the value read is '1', it means that PaRAM Sets are getting cleared during allocation. If the value read is '0', it means that PaRAM Sets are NOT getting cleared during allocation. For e.g., unsigned short isParamClearingDone; cmdArg = &paramClearingRequired
	EDMA3_RM_IOCTL_SET_GBL_REG_MODI FY_OPTION	Global EDMA3 registers (DCHMAP/QCHMAP) and PaRAM Sets will be modified OR will not be modified during EDMA3_RM_allocLogicalChannel (), depending upon this option.

EDMA3_RM_IOCTL_GET_GBL_REG_MODI FY_OPTION	For e.g., To modify the Registers or PaRAM Sets during allocation, cmdArg = (void *)1; To NOT modify the Registers or PaRAM Sets during allocation, cmdArg = (void *)0; For all other values, it will return error. By default, Registers or PaRAM Sets will be programmed during allocation. Note: Since this enum can change the behavior how the resources are initialized during their allocation, user is advised to not use this command while allocating the resources. User should first change the behavior of resources' initialization and then should use start allocating resources. To check whether Global EDMA3 registers (DCHMAP/QCHMAP) and PaRAM Sets will be programmed or not during allocation (EDMA3_RM_allocLogicalChannel ()). If the value read is '1', it means that the registers/PaRAMs are getting programmed during allocation.
	that the registers/PaRAMs are getting programmed during
	If the value read is '0', it means that the registers/PaRAMs are NOT getting programmed during allocation.
	For e.g., unsigned int *isParamClearingDone = (unsigned int *)cmdArg; (*isParamClearingDone) = paramClearingReguired;

### 3.2 Data Structures

This section summarizes the entire user visible data structure elements pertaining to the **EDMA3 Resource Manager** run-time interfaces.

#### 3.2.1 RM Global Error Callback

It caters to module events like bus error, queue threshold exceeded etc which are not channel specific. *gblerrData* is application provided data when opening the Resource Manager Instance. It runs in the ISR context.

#### 3.2.2 EDMA3\_RM\_GblErrCallbackParams

It consists of the Global Error Callback function and the data to be passed to it.

#### 3.2.3 EDMA3\_RM\_GblConfigParams

This configuration structure is used to specify the EDMA3 Resource Manager global settings, specific to the SoC. For e.g. number of DMA/QDMA channels, number of PaRAM sets, TCCs, event queues, transfer controllers, base addresses of CC global registers and TC registers, interrupt number for EDMA3 transfer completion, CC error, event queues' priority, watermark threshold level etc.

This configuration information is SoC specific and could be provided by the user at run-time while creating the EDMA3 Driver Object. In case user doesn't provide it, this information could be taken from the SoC specific configuration file edma3\_<SOC\_NAME>\_cfg.c, in case it is available.

Member	Description
numDmaChannels	Number of DMA Channels supported by the underlying EDMA3 Controller
numQdmaChannels	Number of QDMA Channels supported by the underlying EDMA3 Controller
numTccs	Number of Interrupt Channels supported by the underlying EDMA3 Controller
numPaRAMSets	Number of PaRAM Sets supported by the underlying EDMA3 Controller
numEvtQueue	Number of Event Queues in the underlying EDMA3 Controller

numTee	Number of Transfer Controllers (TCs) in the underlying
numTcs	Number of Transfer Controllers (TCs) in the underlying EDMA3 Controller
numRegions	Number of Regions in the underlying EDMA3 controller
dmaChPaRAMMapExists	Channel mapping existence:
	A value of 0 (No channel mapping) implies that there is fixed association between a DMA channel and a PaRAM Set or, in other words, DMA channel n can ONLY use PaRAM Set n (No availability of DCHMAP registers) for transfers to happen.
	A value of 1 implies the presence of DCHMAP registers for the DMA channels and hence the flexibility of associating any DMA channel to any PaRAM Set. In other words, ANY PaRAM Set can be used for ANY DMA channel (like QDMA Channels).
memProtectionExists	Existence of memory protection feature
globalRegs	Base address of EDMA3 CC memory mapped registers.
tcRegs[EDMA3_MAX_TC]	Base address of EDMA3 TCs memory mapped registers.
xferCompleteInt	EDMA3 transfer completion interrupt line (could be different for ARM and DSP)
ccError	EDMA3 CC error interrupt line (could be different for ARM and DSP)
tcError[EDMA3_MAX_TC]	EDMA3 TCs error interrupt line (could be different for ARM and DSP)
evtQPri [EDMA3_MAX_EVT_QUE]	User can program the priority of the Event Queues at a system-wide level. This means that the user can set the priority of an IO initiated by either of the TCs (Transfer Controllers) relative to IO initiated by the other bus masters on the device (ARM, DSP, USB, etc).
evtQueueWaterMarkLvl [EDMA3_MAX_EVT_QUE]	To Configure the Threshold level of number of events that can be queued up in the Event queues. EDMA3CC error register (CCERR) will indicate whether or not at any instant of time the number of events queued up in any of the event queues exceeds or equals the threshold/watermark value that is set in the queue watermark threshold register (QWMTHRA).
tcDefaultBurstSize[EDMA3 _MAX_TC]	To Configure the Default Burst Size (DBS) of TCs. An optimally-sized command is defined by the transfer controller default burst size (DBS). Different TCs can have different DBS values. It is defined in Bytes.
dmaChannelPaRAMMap [EDMA3_MAX_DMA_CH]	If channel mapping exists (DCHMAP registers are present), this array stores the respective PaRAM Set for

	each DMA channel. User can initialize each array member with a specific PaRAM Set or with EDMA3_RM_CH_NO_PARAM_MAP. If channel mapping doesn't exist, it is of no use as the EDMA3 driver automatically uses the right PaRAM Set for that DMA channel.
dmaChannelTccMap [EDMA3_MAX_DMA_CH]	This array stores the respective TCC (interrupt channel) for each DMA channel. User can initialize each array member with a specific TCC or with EDMA3_RM_CH_NO_TCC_MAP. This specific TCC code will be returned when the transfer is completed on the mapped DMA channel.
dmaChannelHwEvtMap [EDMA3_MAX_DMA_CHAN _DWRDS]	Each bit in this array corresponds to one DMA channel and tells whether this DMA channel is tied to any peripheral. That is whether any peripheral can send the synch event on this DMA channel or not. 1 means the channel is tied to some peripheral; 0 means
	it is not. DMA channels which are tied to some peripheral are RESERVED for that peripheral only. They are not allocated when user asks for 'ANY' DMA channel. All channels need not be mapped, some can be free also.

### 3.2.4 EDMA3\_RM\_InstanceInitConfig

This configuration structure is used to specify which EDMA3 resources are owned and reserved by the EDMA3 driver instance. This configuration structure is shadow region specific and will be provided by the user at run-time while calling EDMA3\_RM\_open ().

#### **Owned resources:**

EDMA3 Driver Instances are tied to different shadow regions and hence different masters. Regions could be:

- a) ARM,
- b) DSP,
- c) IMCOP (Imaging Co-processor) etc.

User can assign each EDMA3 resource to a shadow region using this structure. In this way, user specifies which resources are owned by the specific EDMA3 Driver Instance.

This assignment should also ensure that the same resource is not assigned to more than one shadow regions (unless desired in that way). Any assignment not following the above mentioned approach may have catastrophic consequences.

#### **Reserved resources:**

During EDMA3 driver initialization, user can reserve some of the EDMA3 resources for future use, by specifying which resources to reserve in the configuration data structure. These (critical) resources are reserved in advance so that they should not be allocated to someone else and thus could be used in future for some specific purpose.

User can request different EDMA3 resources using two methods:

- a) by passing the resource type and the actual resource id,
- b) by passing the resource type and ANY as resource id

For e.g. to request DMA channel 31, user will pass 31 as the resource id. But to request ANY available DMA channel (mainly used for memory-tomemory data transfer operations), user will pass EDMA3\_RM\_DMA\_CHANNEL\_ANY as the resource id.

During initialization, user may have reserved some of the DMA channels for some specific purpose (mainly for peripherals using EDMA). These reserved DMA channels then will not be returned when user requests ANY as the resource id.

Same logic applies for QDMA channels and TCCs.

For PaRAM Set, there is one difference. If the DMA channels are one-to-one tied to their respective PaRAM Sets (i.e. user cannot 'choose' the PaRAM Set for a particular DMA channel), EDMA3 Driver automatically reserves all those PaRAM Sets which are tied to the DMA channels. Then those PaRAM Sets would not be returned when user requests for ANY PaRAM Set (specifically for linking purpose). This is done in order to avoid allocating the PaRAM Set, tied to a particular DMA channel, for linking purpose. If this constraint is not there, that DMA channel thus could not be used at all, because of the unavailability of the desired PaRAM Set.

Member	Description
ownPaRAMSets [EDMA3_MAX_PARAM_DWRDS]	PaRAM Sets owned by the EDMA3 Driver Instance.
ownDmaChannels [EDMA3_MAX_DMA_CHAN_DWRDS]	DMA channels owned by the EDMA3 Driver Instance.
ownQdmaChannels [EDMA3_MAX_QDMA_CHAN_DWRDS]	QDMA channels owned by the EDMA3 Driver Instance.
ownTccs [EDMA3_MAX_TCC_DWRDS]	TCCs owned by the EDMA3 Driver Instance.

resvdPaRAMSets [EDMA3_MAX_PARAM_DWRDS]	PaRAM Sets reserved during initialization for future use. These will not be given when user requests for ANY available PaRAM Set using 'EDMA3_RM_LINK_CHANNEL' as resource/channel id.
resvdDmaChannels [EDMA3_MAX_DMA_CHAN_DWRDS]	DMA channels reserved during initialization for future use. These will not be given when user requests for ANY available DMA channel using 'EDMA3_RM_DMA_CHANNEL_ANY' as resource/channel id.
resvdQdmaChannels [EDMA3_MAX_QDMA_CHAN_DWRDS]	QDMA channels reserved during initialization for future use. These will not be given when user requests for ANY available QDMA channel using 'EDMA3_RM_QDMA_CHANNEL_ANY' as resource/channel id.
resvdTccs [EDMA3_MAX_TCC_DWRDS]	TCCs reserved during initialization for future use. These will not be given when user requests for ANY available TCC using 'EDMA3_RM_TCC_ANY' as resource/TCC id.

### 3.2.5 EDMA3\_RM\_Param

This configuration structure is used to initialize the Resource Manager Instance (Master or Slave). It consists of the Instance (shadow region) specific configuration, like resources owned and reserved by this Instance, region id, global error callback parameters, instance specific semaphore handle, whether this instance is master or not etc. Only the master instance will receive the interrupts from the EDMA3 controller, if interrupts are enabled.

### 3.2.6 EDMA3\_RM\_MiscParam


This configuration structure is used to specify some misc options while creating the Resource Manager object. New options may also be added into this structure in future.


Member	Description
isSlave	In a multi-master system (for e.g. ARM + DSP), this option is used to distinguish between Master and Slave. Only the Master is allowed to program the global EDMA3 registers (like Queue priority, Queue water-mark level, error registers etc).
param	For future use

#### 3.2.7 EDMA3\_RM\_ResDesc

This structure is used to specify an EDMA3 resource object i.e. the resource type (DMA / QDMA / PaRAM Set / TCC) and the resource Id. The handle of this object is used while allocating/freeing the resources.

«struct»
EDMA3_RM_GblConfigParams
+numDmaChannels : unsigned int
+numDmaChannels : unsigned int
+numTccs : unsigned int
+numPaRAMSets : unsigned int
+numEvtQueue : unsigned int
+numTcs : unsigned int
+numRegions : unsigned int
+dmaChPaRAMMapExists : unsigned short
+memProtectionExists : unsigned short
+*globalRegs : void
+*tcRegs [] : void
+xferCompleteInt : unsigned int
+ccError : unsigned int
+tcError [] : unsigned int
+evtQPri [] : unsigned int
+evtQueueWaterMarkLvI [] : unsigned int
+tcDefaultBurstSize [] : unsigned int
+dmaChannelPaRAMMap [] : unsigned int
+dmaChannelTccMap [] : unsigned int
+dmaChannelHwEvtMap [] : unsigned int
+EDMA3_RM_create() : EDMA3_RM_Result





# **3.3** API Specification

This section introduces the application programming interface (API) for the *EDMA3 Resource Manager*.

### 3.3.1 Creation

This section lists the **EDMA3 Resource Manager** API that is intended for use in RM Object *creation*.

#### 3.3.1.1 EDMA3\_RM\_create ()

Prototype		EDMA3_RM_Result EDMA3_RM_create (unsigned int phyCtrllerInstId, const EDMA3_RM_GblConfigParams *gblCfgParams, const void *param);
Description		This API is used to create the EDMA3 Resource Manager Object. It should be called only ONCE for each EDMA3 hardware instance.
		Init-time Configuration structure for EDMA3 hardware is provided to pass the SoC specific information. This configuration information could be provided by the user at init-time. In case user doesn't provide it, this information could be taken from the SoC specific configuration file edma3_ <soc_name>_cfg.c, in case it is available.</soc_name>
		This API clears all DCHMAP Registers (in case they are present), clears all PaRAM Sets, clears the error specific registers (EMCR/EMCRh, QEMCR, CCERRCLR) and sets the TCs priorities and Event Queues' watermark levels.
		After successful completion of this API, Resource Manager Object's state changes to EDMA3_RM_CREATED from EDMA3_RM_DELETED.
	<arg1></arg1>	phyCtrllerInstId [IN] EDMA3 Controller Instance Id (Hardware Instance Id, starting from 0).
stue Mangarg2>		gblCfgParams [IN] SoC specific configuration structure for the EDMA3 Hardware.
	<arg3></arg3>	param [IN] For future possible use.
Return value         EDMA3_RM_SOK or ED case of error.		EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.
Calling constraints		None
Example		result = EDMA3_RM_create (phyCtrllerInstId, globalCfgParams, NULL);
Side effects		
See Also		

Errors	EDMA3_RM_E_INVALID_PARAM,
	EDMA3_RM_E_OBJ_NOT_DELETED.

## 3.3.2 Configuration

This section lists the **EDMA3 Resource Manager** API that allows user to specify the desired *configuration* parameters of EDMA3 RM Instance, at run time. It assigns startup/default values to various system parameters of the deployed **EDMA3 Resource Manager** Instance.

## 3.3.2.1 EDMA3\_RM\_open ()

Prototype	EDMA3_RM_Handle EDMA3_RM_open (unsigned int phyCtrllerInstId, const EDMA3_RM_Param *initParam, EDMA3_RM_Result *errorCode);	
Description	This API is used to open an EDMA3 Resource Manager Instance. It could be called multiple times, for each possible EDMA3 shadow region. Maximum EDMA3_MAX_RM_INSTANCES instances are allowed for each EDMA3 hardware instance.	
	Also, only ONE Master Resource Manager Instance is permitted. This master instance (and hence the region to which it belongs) will only receive the EDMA3 interrupts, if enabled.	
	User could pass the instance specific configuration structure (initParam- >rmInstInitConfig) as a part of the 'initParam' structure, during init-time. In case user doesn't provide it, this information could be taken from the SoC specific configuration file edma3_ <soc_name>_cfg.c, in case it is available.</soc_name>	
	By default, this EDMA3 Resource Manager instance will clear the PaRAM Sets while allocating them. To change the default behavior, user should use the IOCTL interface appropriately.	
<arg1></arg1>	phyCtrllerInstId [IN] EDMA3 Controller Instance Id (Hardware InstanceId, starting from 0).	
រ្ c e e	initParam [IN] Configuration structure used to initialize the Resource Manager Instance (Master/Slave).	
e E D S V V V V		
Return value	Handle to the opened Resource Manager Instance Or NULL in case of error.	
Calling constraints		
Example	hResMgr = EDMA3_RM_open (phyCtrllerInstId, (EDMA3_RM_Param *)&initParam, &errorCode);	
Comments	This function disables the global interrupts (by	

	calling API edma3OsProtectEntry with protection level EDMA3_OS_PROTECT_INTERRUPT) while modifying the global RM data structures, to make it re-entrant.
See Also	
Errors	EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_E_INVALID_STATE, EDMA3_RM_E_MAX_RM_INST_OPENED, EDMA3_RM_E_RM_MASTER_ALREADY_EXISTS

### 3.3.3 Control

This section lists all the **EDMA3 Resource Manager** APIs that are intended for use in *controlling* the functioning of **EDMA3 Resource Manager** during run-time.

### 3.3.3.1 EDMA3\_RM\_registerTccCb ()

Prot	otype	EDMA3_RM_Result EDMA3_RM_registerTccCb (EDMA3_RM_Handle hEdmaResMgr, const EDMA3_RM_ResDesc *channelObj, unsigned int tcc, EDMA3_RM_TccCallback tccCb, void *cbData);				
Desc	cription	This API is used to register Interrupt/Completion Handler for a given TCC.				
		This function enables the interrupts in IESR/IESRH, only if the callback function provided by the user is NON-NULL. Moreover, if a call-back function is already registered against that TCC, the API fails with the error code EDMA3_RM_E_CALLBACK_ALREADY_REGISTERED. For a NULL callback function, this API returns error. If a call-back function is already registered, it fails.				
	<arg1></arg1>	hEdmaResMgr[IN] Handle to the EDMA3 Resource Manager Instance.				
nents	<arg2></arg2>	channelObj [IN] Channel ID and type, allocated earlier (DMA or QDMA Channel ONLY), and corresponding to which a TCC is there.				
Arguments	<arg3></arg3>	tcc [IN] TCC against which the handler needs to be registered				
<arg4> tccCb [IN]</arg4>		tccCb [IN] The Callback function to be registered against the TCC.				
		cbData[IN] Callback data to be passed to the callback function.				
Return value EDMA3_RM_SOK or EDMA3_RM Error Code error.		EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.				
Calli cons	ng straints					
Example		<pre>result = EDMA3_RM_registerTccCb (hEdmaResMgr, (EDMA3_RM_ResDesc *)&amp; channelObj, tcc, tccCb, cbData);</pre>				
Comments		This function is re-entrant for unique tcc values. It is non-re-entrant for same tcc value.				
See	Also					
Erro	rs	EDMA3_RM_E_INVALID_PARAM				

### 3.3.3.2 EDMA3\_RM\_unregisterTccCb ()

Proto	otype	EDMA3_RM_Result EDMA3_RM_unregisterTccCb (EDMA3_RM_Handle hEdmaResMgr, const EDMA3_RM_ResDesc * channelObj);		
Desc	ription	This API is used to un-register Interrupt/Completion Handler for a given TCC.		
	<arg1></arg1>	hEdmaResMgr[IN] Handle to the EDMA3 Resource Manager Instance.		
Arguments	<arg2></arg2>	channelObj [IN] Channel ID and type, allocated earlier (DMA or QDMA Channel ONLY), and corresponding to which a TCC is there. Against that TCC, the callback needs to be un-registered.		
		EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.		
Callir const	ng traints			
Example		result = EDMA3_RM_unregisterTccCb (hEdmaResMgr, (EDMA3_RM_ResDesc *)& channelObj);		
Comments		This function is re-entrant for unique Res Id values. It is non-re-entrant for same Res Id value.		
See Also				
Errors		EDMA3_RM_E_INVALID_PARAM		

\_

3.3.3	.3	EDMA3_	_RM_	alloc	Resource	O

Proto	type	EDMA3_RM_Result EDMA3_RM_allocResource (EDMA3_RM_Handle hEdmaResMgr, EDMA3_RM_ResDesc *resObj);	
Descr	iption	This API is used to allocate specified EDMA3 Resources like DMA/QDMA channel, PaRAM Set or TCC.	
		Note: To free the resources allocated by this API, user should call EDMA3_RM_freeResource () ONLY to de-allocate all the allocated resources.	
		User can either request a specific resource by passing the resource id in 'resObj->resId' OR request ANY available resource of the type 'resObj->type'.	
		ANY types of resources are those resources when user doesn't care about the actual resource allocated; user just wants a resource of the type specified. One use-case is to perform memory-to- memory data transfer operation. This operation can be performed using any available DMA or QDMA channel. User doesn't need any specific channel for the same.	
		To allocate a specific resource, first this API checks whether that resource is OWNED by the Resource Manager instance. Then it checks the current availability of that resource.	
		To allocate ANY available resource, this API tries to allocate a resource from the pool of (owned && non_reserved && available_right_now) resources.	
		After allocating a DMA/QDMA channel or TCC, the same resource is enabled in the shadow region specific register (DRAE/DRAEH/QRAE).	
Allocated PaRAM Set is initialized to NULL before API returns if user has requested for one.			
	<arg1></arg1>	hEdmaResMgr[IN] Handle to the EDMA3 Resource Manager Instance.	
Arguments	<arg2></arg2>	resObj [IN/OUT] Handle to the resource descriptor object, which needs to be allocated. In case user passes a specific resource Id, resObj value is left unchanged. In case user requests ANY available resource, the allocated resource id is returned in resObj.	
Retur	n value	EDMA3_RM_SOK or EDMA3_RM Error Code in case	

	of error.
Calling constraints	This function acquires a RM Instance specific semaphore to prevent simultaneous access to the global pool of resources. It is re-entrant, but should not be called from the user callback function (ISR context).
Example	result = EDMA3_RM_allocResource(hEdmaResMgr, resObj);
Side effects	
See Also	
Errors	EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_E_ALL_RES_NOT_AVAILABLE, EDMA3_RM_E_SPECIFIED_RES_NOT_AVAILABLE, EDMA3_RM_E_RES_NOT_OWNED

### 3.3.3.4 EDMA3\_RM\_freeResource ()

Prototype		EDMA3_RM_Result EDMA3_RM_freeResource (EDMA3_RM_Handle hEdmaResMgr, const EDMA3_RM_ResDesc *resObj);
Description		This API is used to free previously allocated EDMA3 Resources like DMA/QDMA channel, PaRAM Set or TCC.
		To free a specific resource, first this API checks whether that resource is OWNED by the Resource Manager Instance. Then it checks whether that resource has been allocated by the Resource Manager instance or not.
		After freeing a DMA/QDMA channel or TCC, the same resource is disabled in the shadow region specific register (DRAE/DRAEH/QRAE).
ents	<arg1></arg1>	hEdmaResMgr[IN] Handle to the EDMA3 Resource Manager Instance.
Arguments	<arg2></arg2>	resObj [IN] Handle to the resource descriptor object, which needs to be freed.
Return value		EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.
Calling constraints		
Example		result = EDMA3_RM_freeResource (hEdmaResMgr, resObj);
Comments		This function disables the global interrupts to prevent simultaneous access to the global pool of resources. It is re-entrant.
See Also		
Errors		EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_E_RES_ALREADY_FREE, EDMA3_RM_E_RES_NOT_OWNED

# 3.3.3.5 EDMA3\_RM\_allocContiguousResource ()

Prototype	EDMA3_RM_Result EDMA3_RM_allocContiguousResource (EDMA3_RM_Handle hEdmaResMgr, EDMA3_RM_ResDesc *firstResIdObj, unsigned int numResources);
Description	This API is used to allocate a contiguous region of specified EDMA3 Resources like DMA channel, QDMA channel, PaRAM Set or TCC.
	User can specify a particular resource Id to start with and go up to the number of resources requested. The specific resource id to start from could be passed in `firstResIdObject->resId' and the number of resources requested in `numResources'.
	User can also request ANY available resource(s) of the type 'firstResIdObject->type' by specifying 'firstResIdObject->resId' as EDMA3_RM_RES_ANY.
	ANY types of resources are those resources when user doesn't care about the actual resource allocated; user just wants a resource of the type specified. One use-case is to perform memory-to- memory data transfer operation. This operation can be performed using any available DMA or QDMA channel. User doesn't need any specific channel for the same.
	To allocate specific contiguous resources, first this API checks whether those requested resources are OWNED by the Resource Manager instance. Then it checks the current availability of those resources.
	To allocate ANY available contiguous resources, this API tries to allocate resources from the pool of (owned && non_reserved && available_right_now) resources.
	After allocating DMA/QDMA channels or TCCs, the same resources are enabled in the shadow region specific register (DRAE/DRAEH/QRAE).
	Allocated PaRAM Sets are initialized to NULL before this API returns.
다. <arg1></arg1>	hEdmaResMgr[IN] Handle to the EDMA3 Resource Manager Instance.

	<arg2></arg2>	firstResIdObject [IN] Handle to the first resource descriptor object,
		which needs to be allocated.
		firstResIdObject->resId could be a valid resource id in case user wants to allocate specific resources OR it could be EDMA3_RM_RES_ANY in case user wants only the required number of resources and doesn't care about which resources were allocated.
	<arg3></arg3>	numResources [IN] Number of contiguous resources user wants to allocate.
Retu	rn value	EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.
Calling constraints		This function acquires a RM Instance specific semaphore to prevent simultaneous access to the global pool of resources. It is re-entrant, but should not be called from the user callback function (ISR context).
Exan	ıple	result = EDMA3_RM_allocContiguousResource (hEdmaResMgr, firstResIdObject, numResources);
Side	effects	
See Also		
Error	'S	EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_E_ALL_RES_NOT_AVAILABLE, EDMA3_RM_E_SPECIFIED_RES_NOT_AVAILABLE, EDMA3_RM_E_RES_NOT_OWNED

## 3.3.3.6 EDMA3\_RM\_freeContiguousResource ()

Prototype		EDMA3_RM_Result EDMA3_RM_freeContiguousResource
		(EDMA3_RM_Handle hEdmaResMgr, EDMA3_RM_ResDesc *firstResIdObject, unsigned int numResources);
Desc	ription	This API is used to free a contiguous region of specified EDMA3 Resources like DMA channel, QDMA channel, PaRAM Set or TCC, previously allocated.
		The last resource id freed will be returned in the 'firstResIdObj' object, which user has provided. In case of an error while freeing any particular resource, user can check this object to find out the last resource id freed. In case of success, there is no need to check this object.
	<arg1></arg1>	hEdmaResMgr[IN] Handle to the EDMA3 Resource Manager Instance.
ents	<arg2></arg2>	firstResIdObject [IN] Handle to the first resource descriptor object, which needs to be freed. In case of an error while freeing any particular resource, the last resource id which has been freed is returned in this resource descriptor object.
Arguments	<arg3></arg3>	numResources [IN] Number of contiguous resources allocated previously which user wants to release.
Return value		EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.
Calling constraints		
Example		result = EDMA3_RM_freeContiguousResource (hEdmaResMgr, firstResIdObject, lastResId);
Comments		This is a re-entrant function which internally calls EDMA3_RM_freeResource () for resource de-allocation.
See Also		EDMA3_RM_Result EDMA3_RM_freeResource (EDMA3_RM_Handle hEdmaResMgr, const EDMA3_RM_ResDesc *resObj);
Errors		EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_E_RES_ALREADY_FREE,

EDMA3\_RM\_E\_RES\_NOT\_OWNED

# 3.3.3.7 EDMA3\_RM\_allocLogicalChannel ()

Prototype	EDMA3_RM_Result EDMA3_RM_allocLogicalChannel(EDMA3_RM_Handle hEdmaResMgr, EDMA3_RM_ResDesc *IChObj, unsigned int *pParam, unsigned int *pTcc);
Description	This API is used to allocate a logical channel (DMA/QDMA/Link) along with the associated resources. For DMA and QDMA channels, TCC and PaRAM Set are also allocated along with the requested channel. For Link channel, ONLY a PaRAM Set is allocated.
	Note: To free the logical channel allocated by this API, user should call EDMA3_RM_freeLogicalChannel () ONLY to de-allocate all the allocated resources and remove certain mappings.
	User can request a specific logical channel by passing the channel id in 'lChObj->resId' and channel type in 'lChObj->type'. Note that the channel id is the same as the actual resource id. For e.g. in the case of QDMA channels, valid channel ids are from 0 to 7 only.
	User can also request ANY available logical channel of the type 'IChObj->type' by specifying 'IChObj- >resId' as:
	a) EDMA3_RM_DMA_CHANNEL_ANY: For DMA channels
	<ul><li>b) EDMA3_RM_QDMA_CHANNEL_ANY: For QDMA channels, and</li></ul>
	c) EDMA3_RM_PARAM_ANY: For Link channels. Normally user should use this value to request link channels (PaRAM Sets used for linking purpose only), unless he wants to use some specific link channels (PaRAM Sets) which is also allowed.
	This API internally uses EDMA3_RM_allocResource () to allocate the desired resources (DMA/QDMA channel, PaRAM Set and TCC).
	For DMA/QDMA channels, after allocating all the EDMA3 resources, this API sets the TCC field of the OPT PaRAM Word with the allocated TCC.
	For DMA channel, it also sets the DCHMAP register, if required.

\_

		For QDMA channel, it sets the QCHMAP register and CCNT as trigger word and enables the QDMA channel by writing to the QEESR register.
	<arg1></arg1>	hEdmaResMgr[IN] Handle to the EDMA3 Resource Manager Instance.
	<arg2></arg2>	IChObj [IN/OUT] Handle to the requested logical channel object, which needs to be allocated. It could be a specific logical channel or ANY available logical channel of the requested type.
		In case user passes a specific resource Id, IChObj value is left unchanged. In case user requests ANY available resource, the allocated resource id is returned in IChObj->resId.
nts	<arg3></arg3>	pParam [IN/OUT] PaRAM Set for a particular logical (DMA/QDMA) channel. Not used if user requested for a Link channel.
Arguments		In case user passes a specific PaRAM Set value, pParam value is left unchanged. In case user requests ANY available PaRAM Set, the allocated one is returned in pParam.
	<arg4></arg4>	pTcc [IN/OUT] TCC for a particular logical (DMA/QDMA) channel. Not used if user requested for a Link channel.
		In case user passes a specific TCC value, pTcc value is left unchanged. In case user requests ANY available TCC, the allocated one is returned in pTcc.
Retu	rn value	EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.
Calling constraints		This function internally calls EDMA3_RM_allocResource (), which acquires a RM Instance specific semaphore to prevent simultaneous access to the global pool of resources. It is re-entrant for unique logical channel values, but SHOULD NOT be called from the user callback function (ISR context).
Example		result = EDMA3_RM_allocContiguousResource (hEdmaResMgr, &channelObj, &paramId, &tcc);
Side effects		
See Also		EDMA3_RM_Result EDMA3_RM_allocResource (EDMA3_RM_Handle hEdmaResMgr,

	EDMA3_RM_ResDesc *resObj);
Errors	EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_E_ALL_RES_NOT_AVAILABLE, EDMA3_RM_E_SPECIFIED_RES_NOT_AVAILABLE, EDMA3_RM_E_RES_NOT_OWNED

# 3.3.3.8 EDMA3\_RM\_freeLogicalChannel ()

Prototype		EDMA3_RM_Result EDMA3_RM_freeLogicalChannel (EDMA3_RM_Handle hEdmaResMgr, EDMA3_RM_ResDesc *IChObj)
Description		This API is used to free the specified channel (DMA/QDMA/Link) and its associated resources (PaRAM Set, TCC etc).
		This API internally uses EDMA3_RM_freeResource () to free the desired resources.
		For DMA/QDMA channels, it also clears the DCHMAP/QCHMAP registers.
ents	<arg1></arg1>	hEdmaResMgr[IN] Handle to the EDMA3 Resource Manager Instance.
Arguments	<arg2></arg2>	IChObj [IN] Handle to the logical channel object, which needs to be freed.
Retu	rn value	EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.
Calling constraints		
Example		result = EDMA3_RM_freeContiguousResource (hEdmaResMgr, firstResIdObject, lastResId);
Comments		This is a re-entrant function which internally calls EDMA3_RM_freeResource () for resource de-allocation.
See Also		EDMA3_RM_Result EDMA3_RM_freeResource (EDMA3_RM_Handle hEdmaResMgr, const EDMA3_RM_ResDesc *resObj);
Errors		EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_E_RES_ALREADY_FREE, EDMA3_RM_E_RES_NOT_OWNED

### 3.3.3.9 EDMA3\_RM\_mapEdmaChannel()

Drototype		
Prototype		EDMA3_RM_Result EDMA3_RM_mapEdmaChannel (EDMA3_RM_Handle hEdmaResMgr, unsigned int channelId, unsigned int paRAMId);
Description		This API is used to Bind the resources DMA Channel and PaRAM Set. Both the DMA channel and the PaRAM set should be previously allocated. If they are not, this API will result in error. This API sets the DCHMAP register for a specific DMA
		channel. This register is used to specify the PaRAM Set associated with that particular DMA Channel.
s	<arg1></arg1>	hEdmaResMgr[IN] Handle to the EDMA3 Resource Manager Instance.
Arguments	<arg2></arg2>	channelId [IN] Previously allocated DMA Channel on which transfer will occur.
Argu	<arg3></arg3>	paRAMId [IN] Previously allocated PaRAM Set which needs to be associated with the DMA channel.
Retu	rn value	EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.
Calling constraints		This API is useful only for the EDMA3 Controllers which have a register for mapping a DMA Channel to a particular PaRAM Set (DCHMAP register). On platforms where this feature is not supported, this API returns error code: EDMA3_RM_E_FEATURE_UNSUPPORTED. This function is re-entrant for unique channelId. It is non- re-entrant for same channelId values.
Example		result = EDMA3_RM_mapEdmaChannel (hEdmaResMgr, channelId, paRAMId);
Side effects		
See Also		
Errors		EDMA3_RM_E_INVALID_PARAM

# 3.3.3.10 EDMA3\_RM\_mapQdmaChannel ()

Prototype		EDMA3_RM_Result EDMA3_RM_mapQdmaChannel (EDMA3_RM_Handle hEdmaResMgr, unsigned int channelId, unsigned int paRAMId,
Description		EDMA3_RM_QdmaTrigWord trigWord); This API is used to bind the resources QDMA Channel and a PaRAM Set. Both the QDMA channel and the PaRAM set should be previously allocated. If they are not, this API will result in error.
		This API sets the QCHMAP register for a specific QDMA channel. This register is used to specify the PaRAM Set associated with that particular QDMA Channel along with the trigger word.
	<arg1></arg1>	hEdmaResMgr[IN] Handle to the EDMA3 Resource Manager Instance.
Arguments	<arg2></arg2>	channelId [IN] DMA Channel on which Transfer will occur.
Argu	<arg3></arg3>	paRAMId [IN] PaRAM Set associated with channelId.
	<arg4></arg4>	trigWord [IN] The Trigger Word for the channel. Trigger Word is the word in the PaRAM Register Set which, when written to by CPU, will start the QDMA transfer automatically
Return value		EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.
Calling constraints		This function is re-entrant for unique channelId & paRAMId. It is non-re-entrant for same channelId & paRAMId values.
Example		result = EDMA3_RM_mapQdmaChannel (hEdmaResMgr, channelId, paRAMId, trigWord);
Side effects		
See Also		
Errors		EDMA3_RM_E_INVALID_PARAM

Prototype		EDMA3_RM_Result EDMA3_RM_setCCRegister ( EDMA3_RM_Handle hEdmaResMgr, unsigned int regOffset, unsigned int newRegValue);
Desc	ription	Set the Channel Controller (CC) Register value
s	<arg1></arg1>	hEdmaResMgr[IN] Handle to the EDMA3 Resource Manager Instance.
Arguments	<arg2></arg2>	regOffset [IN] CC Register offset whose value needs to be set.
Arg	<arg3></arg3>	newRegValue [IN] New CC Register Value
Return value		EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.
Calling constraints		
Example		result = EDMA3_RM_setCCRegister (hEdmaResMgr, ccRegOffset, newRegVal);
Comments		This function is non re-entrant for users using the same EDMA handle i.e. working on the same shadow region. Before modifying a register, it tries to acquire a semaphore (Driver instance specific), to protect simultaneous modification of the same register by two different users. After the successful change, it releases the semaphore. For users working on different shadow regions, thus different EDMA handles, this function is re-entrant.
See Also		
Errors		EDMA3_RM_E_INVALID_PARAM

## 3.3.3.12 EDMA3\_RM\_ getCCRegister ()

Prototype		EDMA3_RM_Result EDMA3_RM_getCCRegister ( EDMA3_RM_Handle hEdmaResMgr, unsigned int regOffset, unsigned int *regValue);
Desc	ription	Get the Channel Controller (CC) Register value
Ŋ	<arg1></arg1>	hEdmaResMgr[IN] Handle to the EDMA3 Resource Manager Instance.
Arguments	<arg2></arg2>	regOffset [IN] CC Register offset whose value needs to be set.
Arg	<arg3></arg3>	regValue [IN/OUT] CC Register Value
Return value		EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.
Calling constraints		
Example		result = EDMA3_RM_getCCRegister (hEdmaResMgr, ccRegOffset, &regVal);
Comments		This function is re-entrant.
See Also		
Errors		EDMA3_RM_E_INVALID_PARAM

Prototype		EDMA3_RM_Result EDMA3_RM_ waitAndClearTcc (EDMA3_RM_Handle hEdmaResMgr, unsigned int tccNo);
Description		Wait for a transfer completion interrupt to occur. This is a blocking function that returns when the IPR/IPRH bit corresponding to the tccNo specified, is SET. It clears the corresponding bit while returning also.
ents	<arg1></arg1>	hEdmaResMgr[IN] Handle to the EDMA3 Resource Manager Instance.
Arguments	<arg2></arg2>	tccNo [IN] TCC, specific to which the function waits on a IPR/IPRH bit.
Return value		EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.
Calling constraints		
Example		result = EDMA3_RM_ waitAndClearTcc (hEdmaResMgr, tccNo);
Comments		This function is re-entrant for different tccNo. THIS FUNCTION WAITS FOR THE SPECIFIC BIT INDEFINITELY (IN A TIGHT LOOP, WITH OUT ANY DELAY IN BETWEEN). USE IT CAUTIOUSLY.
See Also		
Errors		EDMA3_RM_E_INVALID_PARAM

# 3.3.3.14 EDMA3\_RM\_ checkAndClearTcc ()

Prototype		EDMA3_RM_Result EDMA3_RM_ checkAndClearTcc (EDMA3_RM_Handle hEdmaResMgr, unsigned int tccNo, unsigned short *tccStatus);
Description		Returns the status of a previously initiated transfer. This is a non-blocking function that returns the status of a transfer, based on the IPR/IPRH bit. This bit corresponds to the tccNo specified by the user. It clears the corresponding bit, if SET, while returning also.
Arguments	<arg1></arg1>	hEdmaResMgr[IN] Handle to the EDMA3 Resource Manager Instance.
	<arg2></arg2>	tccNo [IN] TCC, specific to which the function checks the status of the IPR/IPRH bit.
	<arg3></arg3>	tccStatus [IN/OUT] Status of the transfer is returned here. Returns "TRUE" if the transfer has completed (IPR/IPRH bit SET), "FALSE" if the transfer has not completed successfully (IPR/IPRH bit NOT SET).
Return value		EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.
Calling constraints		
Example		result = EDMA3_RM_ checkAndClearTcc (hEdmaResMgr, tccNo, &tccStatus);
Comments		This function is re-entrant for different tccNo.
See Also		
Errors		EDMA3_RM_E_INVALID_PARAM

# 3.3.3.15 EDMA3\_RM\_setPaRAM ()

otype	EDMA3_RM_Result EDMA3_RM_setPaRAM (EDMA3_RM_Handle hEdmaResMgr, EDMA3_RM_ResDesc *IChObj, const EDMA3_RM_PaRAMRegs *newPaRAM);
ription	Copy the user specified PaRAM Set onto the PaRAM Set associated with the logical channel (DMA/QDMA/Link).
	This API takes a PaRAM Set as input and copies it onto the actual PaRAM Set associated with the logical channel. OPT field of the PaRAM Set is written first and the CCNT field is written last.
	<b>Caution</b> : It should be used carefully when programming the QDMA channels whose trigger words are not CCNT field.
<arg1></arg1>	hEdmaResMgr[IN] Handle to the EDMA3 Resource Manager Instance.
<arg2></arg2>	IChObj [IN] Logical Channel object for which new PaRAM set is specified. User should pass the resource type and id in this object.
<arg3></arg3>	newPaRAM [IN] Parameter RAM set to be copied onto existing PaRAM.
rn value	EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.
ig traints	
ple	result = EDMA3_RM_setPaRAM (hEdma, hEdmaResMgr, IChObj, newPaRAM);
nents	This function is re-entrant for unique IChObj values. It is non-re-entrant for same IChObj value.
Also	
S	EDMA3_RM_E_INVALID_PARAM
	ription <pre><arg1> <arg2> <arg3> rn value ag traints aple ments Also</arg3></arg2></arg1></pre>

## 3.3.3.16 EDMA3\_RM\_setPaRAM ()

Prototype		EDMA3_RM_Result EDMA3_RM_getPaRAM (EDMA3_RM_Handle hEdmaResMgr, EDMA3_RM_ResDesc *IChObj, EDMA3_RM_PaRAMRegs *currPaRAM);
Description		Retrieve existing PaRAM set associated with specified logical channel (DMA/QDMA/Link).
Arguments	<arg1></arg1>	hEdmaResMgr[IN] Handle to the EDMA3 Resource Manager Instance.
	<arg2></arg2>	IChObj [IN] Logical Channel object for the PaRAM set is requested. User should pass the resource type and id in this object.
	<arg3></arg3>	newPaRAM [IN] User gets the existing PaRAM here.
Return value		EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.
Calling constraints		
Example		result = EDMA3_RM_getPaRAM (hEdma, hEdmaResMgr, IChObj, currPaRAM);
Comments		This function is re-entrant.
See Also		
Errors		EDMA3_RM_E_INVALID_PARAM

Prototype		EDMA3_RM_Result EDMA3_RM_getPaRAMPhyAddr(EDMA3_RM_Handle hEdmaResMgr, EDMA3_RM_ResDesc *IChObj, unsigned int *paramPhyAddr);
Description		Get the PaRAM Set Physical Address associated with a logical channel. This function returns the PaRAM Set Phy Address (unsigned 32 bits). Least significant 16 bits of this address could be used to program the LINK field in the PaRAM Set. Users which program the LINK field directly SHOULD use this API to get the associated PaRAM Set address with the LINK channel.
	<arg1></arg1>	hEdmaResMgr[IN] Handle to the EDMA3 Resource Manager Instance.
Arguments	<arg2></arg2>	IChObj [IN] Logical Channel object for the PaRAM set is requested. User should pass the resource type and id in this object.
Argu	<arg3></arg3>	paramPhyAddr [IN/OUT] PaRAM Set Offset Value
Return value		EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.
Calling constraints		
Example		result = EDMA3_RM_getPaRAMPhyAddr (hEdmaResMgr, IChObj, &paramPhyAddr);
Comments		This function is re-entrant.
See Also		
Errors		EDMA3_RM_E_INVALID_PARAM

## 3.3.3.18 EDMA3\_RM\_getBaseAddress ()

Prototype		EDMA3_RM_Result EDMA3_RM_getBaseAddress (EDMA3_RM_Handle hEdmaResMgr, EDMA3_RM_Cntrlr_PhyAddr controllerId, unsigned int *phyAddress);
Description		Get the Channel Controller or Transfer Controller (n) Physical Address
Arguments	<arg1></arg1>	hEdmaResMgr[IN] Handle to the EDMA3 Resource Manager Instance.
	<arg2></arg2>	controllerId [IN] Channel Controller or Transfer Controller (n) for which the physical address is required.
	<arg3></arg3>	phyAddress [IN/OUT] Physical address is returned here.
Return value		EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.
Calling constraints		
Example		result = EDMA3_RM_getBaseAddress (hEdmaResMgr, controllerId, &phyAddress);
Comments		This function is re-entrant.
See Also		
Errors		EDMA3_RM_E_INVALID_PARAM

Prototype		EDMA3_RM_Result EDMA3_RM_getGblConfigParams (unsigned int phyCtrllerInstId, EDMA3_RM_GblConfigParams *gblCfgParams);
Description		This function reads the SoC specific configuration structure for the EDMA3 Hardware.
ents	<arg1></arg1>	phyCtrllerInstId [IN] EDMA3 Controller Instance Id.
Arguments	<arg2></arg2>	gblCfgParams [IN/OUT] SoC specific configuration structure for the EDMA3 Hardware will be returned here.
Return value		EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.
Calling constraints		
Example		result = EDMA3_RM_getGblConfigParams (phyCtrllerInstId, (EDMA3_RM_GblConfigParams *gblCfgParams)&cfgParams);
Comments		This function is re-entrant.
See Also		
Errors		EDMA3_RM_E_INVALID_PARAM

## 3.3.3.20 EDMA3\_RM\_getInstanceInitCfg ()

Prototype		EDMA3_RM_Result EDMA3_RM_getInstanceInitCfg (EDMA3_RM_Handle hEdmaResMgr, EDMA3_RM_InstanceInitConfig *instanceInitConfig);
Description		This function reads the Resource Manager Instance specific configuration structure for different EDMA3 resources' usage (owned resources, reserved resources etc).
Arguments	<arg1></arg1>	hEdmaResMgr[IN] Handle to the previously opened Resource Manager Instance.
	<arg2></arg2>	instanceInitConfig [IN/OUT] Resource Manager instance specific configuration structure will be returned here.
Return value		EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.
Calling constraints		
Example		result = EDMA3_RM_Result EDMA3_RM_getInstanceInitCfg (hEdmaResMgr, (EDMA3_RM_InstanceInitConfig *instanceInitConfig)&initConfig);
Comments		This function is re-entrant.
See Also		
Errors		EDMA3_RM_E_INVALID_PARAM

Prototype		EDMA3_RM_Result EDMA3_RM_Ioctl(EDMA3_RM_Handle hEdma, EDMA3_RM_IoctlCmd cmd, void *cmdArg, void *param);
Description		This function provides IOCTL functionality for EDMA3 Resource Manager.
	<arg1></arg1>	hEdma [IN] Handle to the EDMA3 Resource Manager Instance.
Arguments	<arg2></arg2>	cmd [IN] IOCTL command to be performed.
Argu	<arg3></arg3>	cmdArg [IN/OUT] IOCTL command argument (if any)
	<arg4></arg4>	param [IN/OUT] Device/Cmd specific argument
Return value		EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.
Calling constraints		
Example		result = EDMA3_RM_Ioctl (hEdma, EDMA3_RM_IOCTL_SET_PARAM_CLEAR_OPTION, (void *)1,NULL);
Comments		For 'EDMA3_RM_IOCTL_GET_PARAM_CLEAR_OPTION', this function is re-entrant.
		For 'EDMA3_RM_IOCTL_SET_PARAM_CLEAR_OPTION', this function is re-entrant for different EDMA3 Resource Manager Instances (handles).
See Also		
Errors		EDMA3_RM_E_INVALID_PARAM

#### 3.3.4 Termination

This section should list all the **EDMA3 Resource Manager** APIs that help in gracefully terminating the deployed **EDMA3 Resource Manager** run-time entities. This will likely include methods related to temporarily pausing, stopping, closing and completely killing the run-time entities. In essence, these groups of APIs perform a cleanly sequenced set of operations that gracefully tear down the **EDMA3 Resource Manager** part of the application and whatever else it directly controls or owns.

In many ways, this set of APIs forms a compliment of the ones discussed in the *Creation* category and therefore perform functions that free up acquired resources, typically memory.

#### 3.3.4.1 EDMA3\_RM\_close ()

Prototype		EDMA3_RM_Result EDMA3_RM_close (EDMA3_RM_Handle hEdmaResMgr, void *param);
Description		This API is used to close a previously opened EDMA3 Resource Manager Instance.
Argument	<arg1></arg1>	hEdmaResMgr[IN] Handle to the EDMA3 Resource Manager Instance.
Arg	<arg2></arg2>	param [IN] For possible future use.
Return value		EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.
Calling constraints		
Example		result = EDMA3_RM_close (hEdmaResMgr, NULL);
Side effects		If this is the last RM instance which needs to be closed, then this API also disables the EDMA3 interrupts.
Comments		This function disables the global interrupts (by calling API edma3OsProtectEntry with protection level EDMA3_OS_PROTECT_INTERRUPT) while modifying the global RM data structures, to make it re-entrant.
Errors		EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_E_OBJ_NOT_OPENED


## 3.3.4.2 EDMA3\_RM\_delete ()

Prototype		EDMA3_RM_Result EDMA3_RM_delete
		(unsigned int phyCtrllerInstId, void *param);
Description		This API is used to delete the EDMA3 RM Object. It should be called once for each EDMA3 hardware instance, ONLY after closing all the previously opened EDMA3 RM Instances.
		After successful completion of this API, Resource Manager Object's state changes to EDMA3_RM_DELETED.
Argument	<arg1></arg1>	phyCtrllerInstId [IN] EDMA3 Controller Instance Id
un		(Hardware Instance Id, starting from 0).
Arg	<arg2></arg2>	param [IN] For possible future use.
Return value		EDMA3_RM_SOK or EDMA3_RM Error Code in case of error.
Calling constraints		
Example		result = EDMA3_RM_delete (phyCtrllerInstId, NULL);
Side effects		
See Also		
Errors		EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_E_OBJ_NOT_CLOSED, EDMA3_RM_E_INVALID_STATE

## 3.4 API Usage Example

Below is a flow-chart describing the steps required to create the Resource Manager Object and then initialize a region specific Resource Manager Instance.

After the successful opening, the RM instance can be used to call other RM APIs.



```
/* Driver Object Initialization Configuration */
EDMA3_RM_GblConfigParams globalCfgParams =
  {
/** Total number of DMA Channels supported by the EDMA3 Controller */
  32u,
  /** Total number of QDMA Channels supported by the EDMA3 Controller */
  8u,
  /** Total number of TCCs supported by the EDMA3 Controller */
  32u,
  /** Total number of PaRAM Sets supported by the EDMA3 Controller */
  128u,
  /** Total number of Event Queues in the EDMA3 Controller */
  2u,
  /** Total number of Transfer Controllers (TCs) in the EDMA3 Controller */
  2u,
  /** Number of Regions on this EDMA3 controller */
  4u,
  /**
   * \brief Channel mapping existence
   * A value of 0 (No channel mapping) implies that there is fixed association
   * for a channel number to a parameter entry number or, in other words,
   * PaRAM entry n corresponds to channel n.
   */
  0u,
  /** Existence of memory protection feature */
  0u,
  /** Global Register Region of CC Registers */
  (void *)0x01C0000u,
  /** Transfer Controller (TC) Registers */
     (void *)0x01C10000u,
     (void *)0x01C10400u,
     (void *)NULL,
(void *)NULL,
(void *)NULL,
     (void *)NULL,
     (void *)NULL,
     (void *)NULL
     },
  /** Interrupt no. for Transfer Completion */
  8u,
  /** Interrupt no. for CC Error */
  56u,
  /** Interrupt no. for TCs Error */
     57u,
     58u,
     0u,
     0u,
     0u,
     0u,
     0u,
     0u,
     },
```

```
/**
   * \brief EDMA3 TC priority setting
   *
   * User can program the priority of the Event Queues
   * at a system-wide level. This means that the user can set the
    * priority of an IO initiated by either of the TCs (Transfer Controllers)
    * relative to IO initiated by the other bus masters on the
    * device (ARM, DSP, USB, etc)
    */
     {
     0u,
     1u,
     0u,
     0u,
     0u,
     0u,
     0u,
     0u
     },
   /**
    * \brief To Configure the Threshold level of number of events that can be queued up in the Event queues.
EDMA3CC error register (CCERR) will indicate whether or not at any instant of time the number of events queued
up in any of the event queues exceeds or equals the threshold/watermark value that is set in the queue
watermark threshold register (QWMTHRA).
    */
      {
     16u,
     16u,
     0u,
     0u,
     0u,
     0u,
     0u,
     0u
     },
   /**
    * \brief To Configure the Default Burst Size (DBS) of TCs.
    * An optimally-sized command is defined by the transfer controller
    * default burst size (DBS). Different TCs can have different
    * DBS values. It is defined in Bytes.
    */
      {
     16u,
     16u,
     0u,
     0u,
     0u,
     0u,
     0u,
     0u
     },
    * \brief Mapping from each DMA channel to a Parameter RAM set,
    * if it exists, otherwise of no use.
    */
      {
     0u, 1u, 2u, 3u,
     4u, 5u, 6u, 7u,
     8u, 9u, 10u, 11u,
     12u, 13u, 14u, 15u,
     16u, 17u, 18u, 19u,
     20u, 21u, 22u, 23u,
     24u, 25u, 26u, 27u,
     28u, 29u, 30u, 31u,
```

```
/* DMA channels 32-63 DOES NOT exist in DA830. */
    EDMA3 MAX PARAM SETS, EDMA3 MAX PARAM SETS,
    EDMA3_MAX_PARAM_SETS, EDMA3_MAX_PARAM_SETS,
    EDMA3_MAX_PARAM_SETS, EDMA3_MAX_PARAM_SETS,
    EDMA3_MAX_PARAM_SETS, EDMA3_MAX_PARAM_SETS,
    EDMA3_MAX_PARAM_SETS, EDMA3_MAX_PARAM_SETS,
    EDMA3_MAX_PARAM_SETS, EDMA3_MAX_PARAM_SETS,
    EDMA3 MAX PARAM SETS, EDMA3 MAX PARAM SETS,
    EDMA3_MAX_PARAM_SETS, EDMA3_MAX_PARAM_SETS,
    EDMA3_MAX_PARAM_SETS, EDMA3_MAX_PARAM_SETS,
    EDMA3_MAX_PARAM_SETS, EDMA3_MAX_PARAM_SETS,
    EDMA3 MAX PARAM SETS, EDMA3 MAX PARAM SETS,
    EDMA3_MAX_PARAM_SETS, EDMA3_MAX_PARAM_SETS,
    EDMA3_MAX_PARAM_SETS, EDMA3_MAX_PARAM_SETS
    },
 /**
  * \brief Mapping from each DMA channel to a TCC. This specific
  * TCC code will be returned when the transfer is completed
  * on the mapped channel.
  */
    Ou, 1u, 2u, 3u,
    4u, 5u, 6u, 7u,
    8u, 9u, 10u, 11u,
    12u, 13u, 14u, 15u,
    16u, 17u, 18u, 19u,
    20u, 21u, EDMA3_RM_CH_NO_TCC_MAP, EDMA3_RM_CH_NO_TCC_MAP,
    24u, 25u, 26u, 27u,
    EDMA3_RM_CH_NO_TCC_MAP, EDMA3_RM_CH_NO_TCC_MAP, 30, 31,
    /* DMA channels 32-63 DOES NOT exist in DA830. */
    EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC,
    EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC,
    EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC,
    EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC,
    EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_
    EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC, EDMA3_MAX_TCC
    },
/**
* \brief Mapping of DMA channels to Hardware Events from
 * various peripherals, which use EDMA for data transfer.
 * All channels need not be mapped, some can be free also.
 */
    0xCF3FFFFFu,
    0x0u
    }
};
```

```
/* Driver Instance Initialization Configuration */
EDMA3_RM_InstanceInitConfig sampleInstInitConfig =
  {
    /* Resources owned by Region 1 */
    /* ownPaRAMSets */
    /* 31 0 63
                            95 64
                        32
                                        127 96 */
    {OxFFFFFFFu, OxFFFFFFFu, OxFFFFFFFu, OxFFFFFFFu,
    /* 159 128
                 191 160 223 192 255 224 */
    0x0000000u, 0x0000000u, 0x000000u, 0x000000u,
    /* 287 256 319 288 351 320 383 352 */
    0x0000000u, 0x0000000u, 0x0000000u, 0x000000u,
    /* 415 384 447 416
                            479 448
                                          511 480 */
    0x0000000u, 0x0000000u, 0x0000000u, 0x0000000u, },
    /* ownDmaChannels */
    /* 31
                        32 */
           0
               63
    {0xFFFFFFFu, 0x0000000u},
    /* ownQdmaChannels */
    /* 31
             0 */
    {0x000000FFu},
    /* ownTccs */
    /* 31
            0
                 63
                        32 */
    {0xFFFFFFFu, 0x0000000u},
    /* Resources reserved by Region 1 */
    /* resvdPaRAMSets */
                        32
                             95 64
    /* 31 0
              63
                                        127 96 */
    {0xFFFFFFFu, 0x0000000u, 0x000000u, 0x000000u,
    /* 159 128 191 160 223 192 255 224 */
    0x0000000u, 0x0000000u, 0x0000000u, 0x000000u,
    /* 287 256
                  319 288 351 320 383 352 */
    0x0000000u, 0x0000000u, 0x0000000u, 0x000000u,
    /* 415 384
                                          511 480 */
                 447 416
                            479 448
    0x0000000u, 0x0000000u, 0x0000000u, 0x0000000u, },
    /* resvdDmaChannels */
    /* 31
                                     0 */
    {EDMA3_DMA_CHANNEL_TO_EVENT_MAPPING_0,
    /* 63
                                    32 */
    EDMA3_DMA_CHANNEL_TO_EVENT_MAPPING_0},
    /* resvdQdmaChannels */
    /* 31
             0 */
    {0x0000000u},
    /* resvdTccs */
    /* 31
                                     0 */
    {EDMA3_DMA_CHANNEL_TO_EVENT_MAPPING_0,
    /* 63
                                    32 */
    EDMA3_DMA_CHANNEL_TO_EVENT_MAPPING_0},
  };
/* End of File */
```

Below is the sample configuration of the Resource Manager instance, operating on shadow region 1 as a slave. So this Resource Manager instance will not receive any interrupts from the EDMA3 controller. To receive the interrupts on a specific region (or Master), one has to open the Resource Manager instance as Master (only ONCE), i.e. set isMaster as TRUE.

```
Create a RM Instance tied to a specific region, passing all the required configuration info.
For eg, */
   initParam.regionId = ( EDMA3_RM_RegionId ) 1u;
initParam.isMaster = FALSE;
initParam.regionInitEnable = TRUE;
    /* Create a semaphore */
   information = edma3OsSemCreate (1, &semAttrs, &initParam.rmSemHandle);
if (rmResult != EDMA3_DVR_SOK)
        return rmResult;
   initParam.gblerrCbParams.gblerrCb = (EDMA3_RM_GblErrCallback)NULL;
initParam.gblerrCbParams.gblerrData = (void *)NULL;
   /* 4 DMA channels are owned by this RM instance */
initParam.rmInstInitConfig.ownDmaChannels[0] = (unsigned int)0x0u;
initParam.rmInstInitConfig.ownDmaChannels[1] = 0x000Fu;
initParam.rmInstInitConfig.resvdDmaChannels[0] = 0x0u;
    initParam.rmInstInitConfig.resvdDmaChannels[1] = 0x0u;
   /* 1 QDMA channel are owned by this RM instance */
initParam.rmInstInitConfig.ownQdmaChannels[0] = 0x0080u;
initParam.rmInstInitConfig.resvdQdmaChannels[0] = 0x0u;
    /* 4 PARAM Sets are owned by this RM instance *
   for (resMgrldx = 0u; resMgrldx < 16u; ++resMgrldx)
        initParam.rmInstInitConfig.ownPaRAMSets[resMgrIdx] = 0x0u;
        initParam.rmInstInitConfig.resvdPaRAMSets[resMgrIdx] = 0x0u;
    initParam.rmInstInitConfig.ownPaRAMSets[1] = 0x000Fu;
   /* 4 TCCs are owned by this RM instance */
initParam.rmInstInitConfig.ownTccs[0] = 0x0u;
initParam.rmInstInitConfig.ownTccs[1] = 0x00Fu;
initParam.rmInstInitConfig.resvdTccs[0] = 0x0u;
    initParam.rmInstInitConfig.resvdTccs[1] = 0x0u;
   /* Now Open the RM Instance */
   hResMgr = EDMA3_RM_open (edmaInstanceId, (EDMA3_RM_Param *)&initParam,
&rmErrorCode);
    if (NULL == hResMgr)
#ifdef<sup>'</sup>EDMA3_RM_DEBUG
        EDMA3_RM_PRINTF ("RM Instance Open Failed\n");
#endif
        return ;
       }
```

## **Chapter 4**

# EDMA3 Resource Manager Porting

This chapter discusses how to port **EDMA3 Resource Manager** to other supported target platforms.

## 4.1 Getting Started

The **EDMA3 Resource Manager** is based upon PSP Framework architecture making portability and re-usability as prime requirements. Based upon the architecture, the EDMA3 Resource Manager is made like it can be ported to another platform very easily. EDMA3 Resource Manager itself is completely platform independent. So for its proper functioning, user has to provide the platform specific configuration, which the Resource Manager will use for managing all the resources.

The platform specific configuration can be provided in two ways:

- a) Provide the configuration during init time only while calling the APIs: EDMA3\_RM\_create () (for providing the global hardware specific configuration) and EDMA3\_RM\_open () (for providing the shadow regions specific configuration), OR,
- b) Create the platform specific configuration file "edma3 <PLATFORM\_NAME>\_cfg.c" in "edma3 lld <VERSION\_NUMBER>\packages\ti\sdo\edma3\rm\src\c onfigs" folder, if it is not already there. Create one platform specific CCS P1T file Resource Manager in folder "edma3\_lld\_<VERSION\_NUMBER>\packages\ti\sdo\edma3\rm\build" which will take this configuration file as input and generate a platform specific library.

Support is already provided for multiple platforms. To port to a new platform, user is advised to look the existing files.

Also, the EDMA3 Resource Manager module is completely OS-agnostic, for make it's porting to a different OS completely hassle-free. It is designed in such a way that the OS dependent part has to be provided by the user for its proper functioning. This is done in order to make the it OS independent.

The following OS dependent part of the EDMA3 Package has to be provided by the user:

a) Critical section entry and exit functions: They should be implemented by the application for proper linking with the EDMA3 RM. It uses these functions for proper sharing of resources (among various users) and for other purposes and assumes the implementation of these functions to be provided by the application. Without the definitions being provided, the image won't get linked properly.

#### /\*\* Entry to critical section \*/

extern void edma3OsProtectEntry (int level, unsigned int \*intState);

#### /\*\* Exit from critical section \*/

extern void edma3OsProtectExit (int level, unsigned int intState);

These APIs should be mandatorily implemented once by the global initialization routine or by the user itself, for proper linking.

b) Semaphore related functions: They should be implemented by the application for proper linking with Resource Manager. The EDMA3 Resource Manager uses these functions for proper sharing of resources (among various users) and assumes the implementation of these functions to be provided by the application. Without the definitions being provided, the image won't get linked properly.

#### /\*\* EDMA3 OS Semaphore Take \*/

extern EDMA3\_RM\_Result edma3OsSemTake (EDMA3\_OS\_Sem\_Handle hSem, int mSecTimeout);

#### /\*\* EDMA3 OS Semaphore Give \*/

extern EDMA3\_RM\_Result edma30sSemGive (EDMA3\_OS\_Sem\_Handle hSem);

c) **Interrupts registration and un-registration:** It is not done by the Resource Manager. The application which is using it should register the various Interrupt Handlers (ISRs in Resource Manager) with the underlying OS on which it is running. Similarly, the application should un-register the previously registered Interrupt Handlers when the Resource Manager instance is no more required.

Public header file "edma3\_IId\_<VERSION\_NUMBER>\packages\ti\sdo\edma3\rm\edma3\_c ommon.h" contains all the OS dependent part which needs to be provided by the user application.

Sample initialization libraries are already provided for multiple platforms which provide the DSP/BIOS side OS adaptation layer implementation and platform specific configuration for proper functioning of the EDMA3 Resource Manager. User is encouraged to look at them and use them in the porting activity.

## 4.2 Step-by-Step procedure for porting

This section provides illustrative description on how to port the EDMA3 Resource Manager to the selected platform and the OS.

#### 4.2.1 edma3\_<PLATFORM\_NAME>\_cfg.c:

*EDMA3\_RM\_GblConfigParams* is the initialization structure which is used to specify the EDMA3 Hardware specific global settings, specific to the SoC. For e.g. number of DMA/QDMA channels, number of PaRAM sets, TCCs, event queues, transfer controllers, base addresses of CC global registers and TC registers, interrupt number for EDMA3 transfer completion, CC error, event queues' priority, watermark threshold level etc. This configuration information is SoC specific and could be provided by the user at run-time also while creating the EDMA3 Resource Manager object. In case user doesn't provide it, this information will be taken from the configuration file, in case it is available for the specific SoC.

Similarly, *EDMA3\_RM\_InstanceInitConfig* is the initialization structure which is used to specify the EDMA3 Resource Manager Region specific settings. For e.g. resources (DMA/QDMA channels, PaRAM sets, TCCs) owned and reserved by this EDMA3 driver instance. This configuration information is shadow region (or master) specific and could be provided by the user at runtime while creating the EDMA3 Resource Manager instance. In case user doesn't provide it, this information will be taken from the configuration file, in case it is available for the specific SoC for the specific shadow region.

To summarize, this file contains the global and region specific configuration information for EDMA3 for the specific platform. User can create this file by adding the desired information for the new SoC, or he/she can provide this info at init-time.

User can find the sample configuration files for different platforms at:

"edma3\_lld\_<VERSION\_NUMBER>\packages\ti\sdo\edma3\rm\sr c\configs". On the same lines, user can create different configuration file for another platform.

#### 4.2.2 edma3\_rm\_bios\_<PLATFORM\_NAME>\_lib.pjt

Platform specific EDMA3 configuration file will be included as a source file in the platform specific CCS PJT file. This CCS PJT file will then generate the platform specific Resource Manager library.

User can find the various CCS PJT files for different platforms at: "edma3\_lld\_<VERSION\_NUMBER>\packages\ti\sdo\edma3\rm\b uild", in the platform specific folder. On the same lines, user can create different PJT file for another platform.