

H264 High Profile Encoder (v01.00.02) on TMS320C6678 Platform

FEATURES

- Supports Baseline, Main, High profiles up to level 4.0
- Supports B frame encoding
- Supports arbitrary resolutions from 64x64 upto 4kx4k
- Supports width and height as non multiple of 16
- Supports YUV 4:2:0 Planar chroma format
- Supports Progressive and field based interlaced encoding with different controls as MRF, SPF, ARF
- Supports control to have bottom field first for interlaced coding
- Supports user controlled partition size till 8x8 block for inter prediction
- Supports user controlled all intra modes(16x16,8x8,4x4)
- Supports user controllable quantization parameter range, initial quantization parameter, HRD buffer size
- Supports 8x8, 4x4 transform block size
- Supports separate Cb and Cr quantization parameter control
- Supports both CABAC and CAVLC entropy coding
- Supports user controlled quarter-pel interpolation and integer pel for motion estimation
- Supports in-loop filtering which can be switched off picture as well for slice boundaries
- Supports unrestricted motion vectors which allows motion vectors to be outside frame boundary
- Supports running on multiple DSP (66x) cores
- Supports multiple slices per picture based on number of macroblocks in each slice
- Support to control the balance between encoder speed and quality by using user definable encoding present option
- Supports constrained intra prediction
- Supports user controlled POC types(0,1,2)
- Supports user configurable parameters like log2_max_frame_num_minus4 and chroma_qp_index_offset
- Supports insertion of IDR frame at random point with force frame control
- Supports AIR(Adaptive Intra Refresh) with cyclic intra macro blocks
- Supports change of frame rate, bit rate parameters dynamically
- Supports user controlled IDR frequency control
- Supports user configurable Group of pictures(GOP) length and different GOP Structures: Non uniform (IBBP) and uniform (BBIBBP)
- Supports capability to generate only header Graceful exit under error conditions is supported
- Encoder library validated on TMS320C6678 hardware EVM
- The other explicit features that TI's H264 High Profile Encoder supports are
 - eXpressDSP Digital Media (XDM IVIDENC2) interface compliant
 - Independent of any operating system (DSP/BIOS, Linux etc)
 - Cache aware encoder library Ability to get plugged in any multimedia frameworks (eg. MCSDK, Codec Engine, OpenMax, GStreamer, etc)

DESCRIPTION

H264 is video compression standard from ITU-T Video Coding Experts Group and the ISO/IEC Moving Pictures Experts Group.

This project is developed and validated on TMS320C6678 EVM using Code Composer Studio version 5.5.0.00077 and code generation tools version 7.4.6.

PRODUCT PREVIEW


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 2014, Texas Instruments Incorporated

Performance and Memory Summary

This section describes the performance and memory usage of the H264 High Profile encoder tested on TMS320C6678 EVM

Table 1 Configuration Table

CONFIGURATION	ID
H264 Base Profile, CBR, IPPP, CAVLC, Single Core	H264HP_ENC_001
H264 Base Profile, CBR, IPPP, CAVLC, Multi Core(2 Cores)	H264HP_ENC_002
H264 Base Profile, CBR, IPPP, CAVLC, Multi Core(4 Cores)	H264HP_ENC_003
H264 Main Profile, VBR, IBBP, CABAC, Multi Core(4 Cores)	H264HP_ENC_004
H264 High Profile, VBR, IBBP, CABAC, Multi Core(2 Cores)	H264HP_ENC_005
H264 High Profile, VBR, IBBP, CABAC, Multi Core(4 Cores)	H264HP_ENC_006
H264 High Profile, VBR, IBBP, CABAC, Multi Core(8 Cores)	H264HP_ENC_007

Table 2 Cycles Information - Profiled on TMS320C6678 EVM with Code Generation Tools Version 7.4.6

CONFIGURATION ID	PERFORMANCE STATISTICS (MEGA CYCLES PER SECOND) ⁽¹⁾		
	TEST DESCRIPTION	AVERAGE ⁽²⁾⁽⁴⁾	PEAK ⁽³⁾⁽⁴⁾
H264HP_ENC_001	Shyam_p720x480_420p_8bit.yuv, YUV420, CAVLC, CBR, IPPP @ 2Mbps @ 30 frames per second	570	629
H264HP_ENC_002	Shyam_p1280x720_420p_8bit.yuv, YUV420, CAVLC, CBR, IPPP @ 3Mbps @ 30 frames per second	740	783
H264HP_ENC_003	Shyam_p1920x1080_420p_8bit.yuv, YUV420, CAVLC, CBR, IPPP @ 5Mbps @ 30 frames per second	939	998
H264HP_ENC_004	Airshow_p1280x720_420p_8bit.yuv, YUV420, CABAC, VBR, IBBP @ 4Mbps @ 30 frames per second	943	1043
H264HP_ENC_005	Airshow_p720x480_420p_8bit.yuv, YUV420, CABAC, VBR, IBBP @ 3Mbps @ 30 frames per second	712	843
H264HP_ENC_006	Airshow_p1280x720_420p_8bit.yuv, YUV420, CABAC, VBR, IBBP @ 4Mbps @ 30 frames per second	940	987
H264HP_ENC_007	Airshow_p1920x1080_420p_8bit.yuv, YUV420, CABAC, VBR, IBBP @ 8Mbps @ 30 frames per second	1115	1137
	Fruits_i1920x1080_420p_8bit.yuv, YUV420, CABAC, VBR, IBBP @ 8Mbps @ 30 frames per second	1188	1248

- (1) Measured with C66x DSP 1250MHz clock, DDR3 1333MHZ clock, Program memory in SL2 memory, I/O buffers in external memory and stack in internal L2 memory with cache configurations: 32KB L1P Program cache, 32KB L1D Data cache and 64KB L2 cache. Performance is measured using MCSDK test framework version 2.2.0.27 to make sure system overheads are included. There could be a variation of approximately 2-3% in the values.
- (2) Average cycles are calculated as maximum of moving average of 30 frames, multiplied with 30 to get per second Mhz.
- (3) Peak cycles are calculated as maximum of moving average of 3 frames multiplied with 30 to get per second Mhz.
- (4) Performance is measured across the process call after all cores reach same sync point over 90 frames.

Table 3 Memory Statistics of TMS320C6678 with Code Generation Tools Version 7.4.6

CONFIGURATION ID	MEMORY STATISTICS ⁽¹⁾⁽²⁾					
	PROGRAM MEMORY ⁽⁴⁾	DATA MEMORY ^{(3) (5)}				TOTAL
		PERSISTENT	CONSTANT	SHARED	SCRATCH	
H264HP_ENC_001 H264HP_ENC_002	1002	1828	22	10698	3097	16647
H264HP_ENC_003	1002	3677	22	19303	3128	27132
H264HP_ENC_004 H264HP_ENC_005 H264HP_ENC_006	1002	4415	22	10698	3097	19234
H264HP_ENC_007	1002	9542	22	19303	3127	32996

- (1) All these memory requirements are for H264 High profile encoder library only. They do not include any memory requirements from test application side. Stack, heap and code requirements for test-application are extra.
- (2) All memory requirements are expressed in kilobytes (1K bytes = 1024 bytes).
- (3) The memory requirements given in Table 3 are calculated for 1920x1080 resolution and YUV 420 Chroma sub sampling.
- (4) Program code is stored in SL2 memory.
- (5) Typical input and output buffers for 1920x1080 resolutions with yuv planer 4:2:0 formats are as follows.
Input Buffer: 3060KB
Output Buffer: 500KB

Table 4 Internal Data Memory Split-up

CONFIGURATION ID	DATA MEMORY – INTERNAL ^{(1) (2)}					
	LOCAL L2				SHARED L2	TOTAL
	CONSTANTS	PERSISTENT	SCRATCH	STACK		
H264HP_ENC_001 H264HP_ENC_002 H264HP_ENC_003 H264HP_ENC_004 H264HP_ENC_005 H264HP_ENC_006 H264HP_ENC_007	0	0	231	16	37	284

- (1) Internal memory requirements are for each individual core.
- (2) All memory requirements are expressed in kilobytes (1K bytes = 1024 bytes).

Table 5 Cache/SRAM configuration ⁽¹⁾

NAME	AVAILABLE	CACHE	SRAM
L1P (Program Memory)	32KB	32KB	0KB
L1D(Data Memory)	32KB	32KB	0KB
L2	512KB	64KB	448KB

- (1) All above mentioned numbers are for all configurations.

Table 6 EDMA Configuration ^{(1) (5)(6)}

TC Q	TC 0	TC 1	TC 2	TC 3	TOTAL	MAXIMUM ⁽³⁾
Usage	R/W to DDR/L2	-	-	-	-	-
Priority ⁽²⁾	0	-	-	-	-	-
EDMA Channels	8	-	-	-	8 ⁽⁴⁾	64
QDMA Channels	-	-	-	-	0 ⁽⁴⁾	8
Num PARAMS	38	-	-	-	38 ⁽⁴⁾	512

- (1) All above mentioned numbers are for all configurations (H264HP_ENC_001, H264HP_ENC_002, H264HP_ENC_003, H264HP_ENC_004, H264HP_ENC_005, H264HP_ENC_006, H264HP_ENC_007s).
- (2) Lesser number corresponds to higher TC priority. Default priority is TC0 > TC1 > TC2 > TC3. When different TC's have same priority, the arbitration order is TC0 > TC1 > TC2 > TC3.
- (3) Max corresponds to the maximum number of EDMA/QDMA channels or maximum number of PARAMS available on the chip for a channel controller. It does NOT indicate the maximum number requested by the codec.
- (4) Same EDMA channel is used to copy data to DDR and to L2 memory at different instances.
- (5) Above configuration table specifies EDMA hardware usage for each core in multicore scenario.
- (6) Core 0,1,2,3 uses EDMA CC1 and Core 4,5,6,7 uses EDMA CC2.

Notes

- I/O buffers:
 - Input buffer size = 3060 K-bytes (for 1920x1088 resolution, YUV420)
 - Output buffer size = 500 K-bytes (for encoding 1920x1088 resolution)

References

- ISO/IEC 14496-10:2005 Information technology -- Coding of audio-visual objects -- Part 10: Advanced Video Coding.
- eXpressDSP Algorithm Interoperability Standard (TMS320 Algorithm Interface Standard).
- H264 High Profile Encoder on TMS320C6678 Platform User's Guide.

Glossary

Term	Description
Constants	Elements that go into .const memory section
Scratch	Memory space that can be reused across different instances of the algorithm
Shared	Sum of Constants and Scratch
Instance	Persistent-memory that contains persistent information - allocated for each instance of the algorithm

Acronyms

Acronym	Description
DMA	Direct Memory Access
ISO	International organization for standardization
EVM	Evaluation Module
AVC	Advanced Video Codec
XDAIS	eXpressDSP Algorithm Interface Standard
XDM	eXpressDSP Digital Media

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio www.ti.com/audio
Amplifiers amplifier.ti.com
Data Converters dataconverter.ti.com
DLP® Products www.dlp.com
DSP dsp.ti.com
Clocks and Timers
Interface interface.ti.com
Logic logic.ti.com
Power Mgmt power.ti.com
Microcontrollers microcontroller.ti.com
RFID www.ti-rfid.com
OMAP Applications Processors
Wireless Connectivity

Applications

Automotive & Transportation www.ti.com/automotive
Communications & Telecom www.ti.com/communications
Computers & Peripherals www.ti.com/computers
Consumer Electronics www.ti.com/consumer-apps
Energy and Lighting www.ti.com/energyapps
www.ti.com/clocks Industrial www.ti.com/industrial
Medical www.ti.com/medical
Security www.ti.com/security
Space, Avionics & Defense www.ti.com/space-avionics-defense
Video & Imaging www.ti.com/video

www.ti.com/omap **TI E2E Community** e2e.ti.com
www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright© 2014, Texas Instruments Incorporated